Electrothermal simulations of silicon carbide current limiting devices

Dominique Planson, J.P. Chante, M. Lazar, P. Brosselard, Christophe Raynaud, D. Tournier, Marie-Laure Locatelli, F. Nallet

► To cite this version:

Dominique Planson, J.P. Chante, M. Lazar, P. Brosselard, Christophe Raynaud, et al.. Electrothermal simulations of silicon carbide current limiting devices. 2003 IEEE International Conference on Industrial Technology, Dec 2003, Maribor, Slovenia. pp.1135-1140, 10.1109/ICIT.2003.1290823 . hal-02498210

HAL Id: hal-02498210

<https://hal.science/hal-02498210>

Submitted on 4 Mar 2020

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Electrothermal Simulations of Silicon Carbide Current Limiting Devices

D. Planson, J.P. Chante, M. Lazar, P. Brosselard,
C. Raynaud

Centre de Génie Electrique de Lyon (CEGELY)
UMR 5005 - INSA de LYON, bât. Léonard de Vinci
F-69621 VILLEURBANNE Cedex, France
Tel : +33 (0) 4 72 43 82 38 planson@cegely.insa-
lyon.fr

M.L. Locatelli

Laboratoire de Génie Electrique de Toulouse (LGET)
UMR CNRS 5003 - Université Paul Sabatier, bât. 3R3
118, route de Narbonne – F-31062 Toulouse, France

D. Tournier

Centro Nacional de Microelectrónica (CNM-CSIC)
Campus Universidad Autónoma de Barcelona
08193 Bellaterra, Barcelona, Spain.

F. Nallet

ISE Integrated Systems Engineering AG
Balgriststrasse 102
CH-8008 Zurich, Switzerland

Abstract— SiC is a semiconductor material that could satisfy the requirements of electrical protective devices. This work presents two devices as current limiters for serial protection application. The first device structure is a vertical power MOSFET-like with an existing N channel. The second is a LVJET with buried p-wells and an additional gate electrode. Their electrical performances were simulated with ISE TCAD tools. A study of their electrothermal behavior is presented, demonstrating the SiC superiority over silicon with regards to this field.

Index terms— SiC, current limiting device, serial protection, electrothermal simulation, power electronics.

1 Introduction

Silicon carbide (SiC) is a very promising semiconductor material for high temperature, high voltage and also high power applications [1, 2] that can push away the limits of the semiconductor power devices. Specific devices like Fault Current Limiters (FCL) could take advantage of the excellent silicon carbide properties (band gap energy of $E_G = 3$ eV ; critical electric field of $E_c = 2$ MV.cm⁻¹ ; thermal conductivity at 300 K of $\lambda = 4.9$ W.K⁻¹cm⁻¹). Current limiters could be used for serial protection in almost the full range of power applications, from domestic energy distribution market up to traction. I-V characteristics have been simulated with finite element software ISE-DESSIS [3]. For the structures optimized for specific applications, electrothermal simulations have been realized to take into account self heating. Then, two batches of SiC devices have been realized, with two electrode devices in the first run (Accu-MOSFET structure) and three for the second one (Lateral Vertical JFET structure). Electrical characterizations of these devices are also presented in this paper.

2 Basics on serial protection

The place of a serial protection (SP) device inside the circuit is shown in Fig. 1. During normal operation, resistance of this device should be as low as possible, but in case of load failure, current should be limited to a given value under high voltage. Therefore heat power will be generated inside the SP device and temperature will increase quickly. Thanks to its excellent physical properties SiC is well suited for this protective application.

Fig. 1: An usual way to protect the load against overcurrent due to short circuit failure. Expected I-V characteristic of the protective device together with nominal and saturation currents are shown.

3 Accu-MOSFET structure

The design is based on the vertical power MOSFET structure described in [4] with an implanted channel (N type channel) as shown in Fig. 2. The epitaxial layer ($6 \mu\text{m}/10^{16} \text{ cm}^{-3}$) is calculated to withstand 600 V. The channel is defined between the P⁺ buried layer and the SiC/Oxide interface. The periphery protection of the device is realized by guard rings. The device is normally on. During normal operation, current flows from drain to source under low V_{DS} bias. When V_{DS} increases up to V_{in} due to load failure, depletion regions are stretched into the channel and will then reduce channel width. Both this reduction and the self-heating effect can limit and even reduce the current flow inside the device (due to a mobility reduction with increasing temperature).

Electrothermal simulations were performed with ISE-DESSIS to study the effects of the channel technological parameters (doping level, length and depth) on the electrical behavior of the device.

The parameters of the models used for the simulations are presented in Table 1. They are suited to

4H-SiC. The carrier mobility model used is a doping and electric field dependent model [5]. In the electrothermal 2D simulations which have been performed, we took into account the effects of the temperature on carrier mobility [5 - 7], carrier concentration [7], thermal conductivity [8, 9] and ionization coefficients [10].

Fig. 2: Cross-sectional view of the current limiting structure based on Accu-MOSFET.

Electron mobility model:

$\mu_{\text{dop}} = \mu_{\text{min1}} e^{\frac{P_c}{N_i}} + \frac{\mu_L \left(\frac{T}{300} \right)^{\xi} - \mu_{\text{min2}}}{1 + \left(\frac{N_i}{C_r} \right)^{\alpha}} - \frac{\mu_i}{1 + \left(\frac{C_s}{N_i} \right)^{\beta}}$	Parameter	4H-SiC
	μ_{min1} [cm ² /V.s]	20
	μ_{min2} [cm ² /V.s]	0
	μ_L [cm ² /V.s]	700
	ξ	3
	μ_i [cm ² /V.s]	0
	C_r [cm ⁻³]	4.5×10^{17}
	α	0.45
	C_s [cm ⁻³]	3.43×10^{20}
	β	2
$\mu(E) = \frac{\mu_{\text{low}}}{\sqrt{1 + \left(\frac{\mu_{\text{low}} E}{v_{\text{sat}}} \right)^2}}$	Parameter	4H-SiC
	v_{sat} [cm/s]	2×10^7
	$v_{\text{sat,exp}}$	0.5
$v_{\text{sat}} = v_{\text{sat,0}} \left(\frac{T}{T_0} \right)^{-V_{\text{sat,e}}}$		

Impact ionization model:

$\alpha = \gamma a \exp\left(\frac{-\gamma b}{E}\right)$ <p>with</p> $\gamma = \frac{\tanh\left(\frac{\hbar \omega}{600k}\right)}{\tanh\left(\frac{\hbar \omega}{2kT}\right)}$	Parameter	4H-SiC
	$a_{n,p}$	$3.09 \times 10^6 \text{ cm}^{-1}$
	$b_{n,p}$	$1.8 \times 10^7 \text{ V/cm}$
	E_0	$4 \times 10^5 \text{ V/cm}$
	$\hbar \omega$	0.09 eV

Thermal conductivity:

$\lambda(T) = \frac{1}{a + bT + cT^2}$	Parameter	4H-SiC
	λ	a 0.01 K.cm/W
		b $6 \times 10^{-4} \text{ cm/W}$
		c $6 \times 10^{-7} \text{ cm/W.K}$
	C	3 J/K.cm ³

Table 1: 4H-SiC parameters used in models of mobility, impact ionisation and thermal conductivity, introduced in ISE-DESSIS simulator tool.

3.1 Static characteristic

The figure 3 shows simulated characteristics for different Accu-MOSFET structures with different channel depths (X_j ranging from 0.15 μm up to 0.4 μm). A saturation (limiting) current regime occurs at a threshold voltage which depends on the channel depth parameter. For a given value of $x_j = 0.3 \mu\text{m}$, a saturation current density (J) of 1500 A/cm² and a specific on-resistance equals to 10 m $\Omega\cdot\text{cm}^2$ are obtained. For comparison with silicon, a 600 V structure requires an epitaxial layer of 45 $\mu\text{m}/10^{14} \text{ cm}^{-3}$, that gives a $R_{\text{drift}} = W_{\text{epi}} / (nq\mu_n) \approx 250 \text{ m}\Omega\cdot\text{cm}^2$. This result does not take into account the electrothermal effect.

Fig. 3: Static J-V curves at T=300 K (channel depth X_j ranging from 0.15 μm up to 0.4 μm ; channel length=4 μm ; channel doping level= $2 \times 10^{17} \text{ cm}^{-3}$; distance between P-wells = 10 μm)

3.2 Electrothermal simulation.

Fig. 4: Temperature distribution inside the simulation device under $V_{\text{DS}} = 500 \text{ V}$ (channel length = 3 μm , channel doping concentration $N = 2.5 \times 10^{17} \text{ cm}^{-3}$, channel depth = 0.2 μm).

In case of current surge, the current limiting device has to operate under current and high voltage simultaneously. Therefore, the self-heating of the device generates high temperature spot (see fig. 4) located at the end of the channel, close to the SiC/oxide interface and could induce a thermal runaway failure.

Figure 5 shows an example of the current density versus time and the corresponding maximum temperature inside the device. The V_{DS} waveform is a 500 V/ms ramp during the first millisecond and then a constant bias (500 V). When the temperature increases, the carrier mobility starts to decrease and leads the current to do the same. Then, the stress of the oxide layer is quite important: high electric field ($\approx 5 \text{ MV/cm}$) and high temperature (600 K). Figure 6 shows the average power losses in the device versus time under the same conditions

as previously. The power reached after 1 ms is 80 kW/cm² and seems to saturate as the current decreases. The device keeps a good behavior even under such high temperature conditions, with a steady state value equal to 920 K.

Fig. 5: Current density and the maximum temperature inside the device versus time during a 500 V/ms V_{DS} -ramp. (channel depth=0.3 μm ; channel length=4 μm ; doping level= $2 \times 10^{17} \text{ cm}^{-3}$, $T_A=300 \text{ K}$, $R_{TH}=0.5 \text{ K.cm}^2/\text{W}$ at the backside, $R_{TH}=\infty$ at the topside). The inserted figure is a zoom of the first millisecond part.

Fig. 6: Average power losses versus time.

Fig. 7: Thermal runaway of a silicon current limiting device (same V_{DS} -ramp condition and thermal boundary conditions as for the SiC device in Fig. 5).

For comparison with the silicon case, we studied a similar structure with simulation tool only, as there is no commercial silicon current limiting device. The structure was optimized to operate in the range of 20 A/600 V. The silicon device is a power MOSFET with an implanted channel [11], the low doped region is optimized for 600 V ($45 \mu\text{m}/10^{14} \text{ cm}^{-3}$). The same thermal boundary condition as for the SiC device is applied for the silicon device: $R_{TH}=0.5 \text{ K.cm}^2/\text{W}$. The resulting saturation current is 60 A/cm² (figure 7). Contrary to the SiC structure, after

0.9 ms, the internal temperature is so high that a thermal runaway would occur and destroy the silicon device.

To take into account the thermal environment of the semiconductor, different features of heat-sink have been considered. Fig. 8 shows a description of current limiter with different layers (copper and/or ceramic) added on top and back side. R_{TH} is the thermal resistance with respect to the external ambient temperature. The thermal conductivity [$3.98 \text{ W.cm}^{-1}.\text{K}^{-1}$ for copper and $0.167 \text{ W.cm}^{-1}.\text{K}^{-1}$ for ceramic] and the thermal capacitance [$3.42 \text{ J.cm}^{-3}.\text{K}^{-1}$ for copper and $2.78 \text{ J.cm}^{-3}.\text{K}^{-1}$ for ceramic] of the heat-sink are considered.

Fig. 8: different configurations studied for the thermal environment of the device : a) R_{TH} ($0.1 \text{ K.cm}^2.\text{W}^{-1}$), b) copper layer (1 mm), c) copper and ceramic layers (1 + 1 mm), d) sandwich with copper layer (1 mm) and R_{TH} ($1 \text{ K.cm}^2.\text{W}^{-1}$) on both sides.

Simulations results are shown on Fig. 9. Small changes can be observed between copper layer and thermal resistance. The best case is obtained with sandwich which is normal because heat is exhausted on both sides. Then, the junction temperature in SiC increases up to 820 K after 10 ms.

Fig. 9: Maximum junction temperature in the device versus time for different conditions.

Fig. 10 presents temperature distribution in the structure presented in Fig 8 (d) taken at different moments. Symmetrical spreading is due to similar value of thermal conductivity of SiC and copper.

This configuration is closed to the press-pack technology for packaging the current limiter.

Fig. 10: Temperature distribution in SiC and copper layers on both side of the current limiter.

Although SiC can sustain high working temperature, surge current should be time limited to avoid failure in the neighboring layers.

3.3 Experimental results.

The 4H-SiC wafer used for the fabrication was purchased from CREE Research Inc. It is composed by a N^{++} substrate ($\rho=20 \text{ m}\Omega\text{cm} / 430 \text{ }\mu\text{m}$) and a N type epitaxial layer ($4.1 \times 10^{15} \text{ cm}^{-3} / 7 \text{ }\mu\text{m}$). The detailed process given in [12] requires 6 mask levels. For the mask design, a hexagonal multicell structure was defined.

Fig. 11: Photography (optical microscope) of a current limiting device. The guard ring protection is shown. The dark hexagons are the source contact part that reach the SiC N^{++} surface, the white parts (between the dark hexagons) are the source contact that overlay the oxide layer.

The electrical characterizations are made with a curve tracer Tektronix 370. The devices are tested with probes. The results are shown in figure 12. The simulated J-V characteristic (using technological projected data) is also plotted on the graph for comparing with the real J-V curve. We find a good match between the simulation curve and the real curve in the case of a step-by-step measurement.

Fig. 12 Experimental and simulated J-V characteristics of current limiting device with $4 \text{ }\mu\text{m}$ for the channel length value. The saturation voltage is 15 V. The current density is calculated considering the entire source contact area.

This fabricated Accu-MOSFET has a specific on-resistance of $13 \text{ m}\Omega\text{.cm}^2$ and can sustain a 600 V forward bias, which place it as one of the best device in this range of voltage [13].

4 Lateral Vertical JFET structure

Based on the same principle, the additional gate electrode of the JFET structure [14] (shown in Fig. 13) allows to modulate the saturation current during active mode. P-wells are realized by ion implantation with higher energy, which determines a deeper channel ($x_j = 0.6 \text{ }\mu\text{m}$).

Fig. 13: Cross-sectional view of the three electrodes current limiter based on a VJFET structure.

4.1 Static characteristic

Static simulations have been carried out to optimize geometrical parameters of the LVJFET.

Figure 14 shows simulated electrical characteristics depending on the geometry of the device (channel length L , and inter-P wells spacing S). Simulations are based on the same physical models as described previously.

Fig. 14: Simulated static J-V characteristics on LVJFET current limiter.

4.2 Electrothermal simulation.

As in the case of the Accu-MOSFET structure, the current limiting device has to operate under high current and high voltage simultaneously. Figure 15 presents both the current density distribution within the device and temperature repartition.

As in the case of the Accu-MOSFET, we can see a hot thermal point closed to the vertical channel, where current density is at its maximum value (10^4 A/cm²). Therefore, electro-thermal transient simulations were done to estimate a safety operation area of the device. A step voltage of 400 V was applied to the device for various rising times (4 μ s, 60 μ s, 0.1 ms, 1 ms, 10 ms). A maximal working temperature of 900 K was set, Figure 16 shows the maximum temperature and current density reached at the end of this pulse.

Fig. 15: Temperature and current density distribution into the LVJFET @ $V_{DS} = 400$ V. (Temperature isoline step is 100 K, max is 900 K).

Fig. 16: Simulated estimation of electro-thermal capability of the VJFET @ $V_{DS} = 400$ V

From those simulations we can conclude that the current limiter is suitable for domestic application (220 V for 5 ms) as the maximal temperature reached in case of short-circuit is about 780 K.

4.3 Experimental results.

Based on those simulations, this device has been fabricated and shows a current limiting capability with a maximum dissipated power of 144 kW/cm². (Fig. 17).

Fig. 17: High voltage current limiter I-V and J-V characteristics. Measurements correspond to a 0.5 s pulse, with drain bias up to 800 V

Further thermal measurements were done using a packaged device. A heat sink was used to extract power appearing during active state (Figure 18). A sensing element [15] has been included closed to the current limiter to measure SiC temperature rising in case of short circuit.

Fig. 18: Fabricated multi-cellular VJFET and mount on heat sink (a= 42 mm, b=44 mm, c= 21 mm).

In this configuration, a high voltage (320 V) was applied and hence a high current density (2580 A/cm²) in the

channel) was estimated by simulation. Then the power density dissipated into the device is about 20 kW/cm², corresponding to a maximum estimated temperature of 215°C.

5 Conclusion

In order to satisfy the requirements of serial protection, two different structures have been extensively studied to realize silicon carbide limiters. Electrothermal simulations have been performed to optimize the very sensitive channel features (doping level and geometry). Different hypothesis have been taken into account for the environment of the current limiter. For a comparative study, a silicon device has also been studied but thermal runaway was observed in the same conditions showing that silicon is not adapted for this kind of application. The fabricated SiC Accu-MOSFET shows good characteristics closed to the expected electrothermal simulations with a low on-state resistance (13 mΩ.cm²) in passive state and high voltage capabilities (600 V rated device). Similar characteristics were measured with the three terminal device, the SiC LVJFET. Device was packaged, the maximum temperature inside was estimated to 215°C thanks to an additional thermal sensor. Finally, we may conclude that SiC is well suited for fault current applications with electrical power levels which are not allowed by silicon devices.

Acknowledgments

The authors would like to express their special thanks to Schneider-Electric and Ferraz-Shawmut for their financial helps to these studies and CNM-Barcelona with Microserv Project for the realization of the devices.

References

- [1] Y. Sugawara, D. Takayama, K. Asano, R. Singh, J. Palmour, T. Hayashi, "12 - 19kV 4H-SiC pin Diodes with Low Power Loss", in *Proc. IEEE ISPSD'01*, Osaka, 2001, pp. 27-30
- [2] H. Matsunami, "Progress in Wide Bandgap Semiconductor SiC for Power Devices", in *Proc. IEEE ISPSD'00*, Toulouse, 2000, pp. 3-9
- [3] ISE Integrated Systems Engineering AG, Zurich/CH, 1999
- [4] F. Nallet, A. Senes, D. Planson, M.L. Locatelli, J.P. Chante, D. Renault, "Electrical and Electrothermal 2D simulation of a 4H-SiC High Voltage Current limiting Device for serial protection application", in *Proc. IEEE ISPSD'00*, Toulouse, 2000, pp. 287-290
- [5] D. M. Caughey and R. E. Thomas, "Carrier mobilities in Silicon empirically related to doping and field", *Proc. IEEE*, 1967, pp. 2192-93
- [6] G. Pensl, W.J. Choyke, "Electrical And Optical Characterisation of SiC", *Physica B*, April 1993, Vol. 185, pp. 264-283
- [7] T. Troffer, M. Schadt, T. Frank, H. Itoh, G. Pensl, "Doping of SiC by Implantation of Boron and Aluminium", *Phys. Stat. Sol. (a)*, 1997, Vol. 162, pp. 277-298
- [8] St. G. Müller, R. Eckstein, J. Fricke, D. Hofmann, R. Hofmann, R. Horn, H. Mehling, O. Nilsson, "Experimental and theoretical analysis of the high temperature thermal conductivity of monocrystalline SiC", *Materials Science Forum*, 1998, Vol. 264-268, pp. 623-626
- [9] Glen A. Slack, "Thermal conductivity of Pure and Impure silicon, SiC, and diamond", *J. Apply. Phys.*, 1964, Vol. 35 (12), pp. 3460-66
- [10] R. Raghunathan, B. J. Baliga, "Temperature dependence of hole impact ionization coefficients in 4H and 6H-SiC", *Solid State Electronics*, 1999, Vol 43, pp. 199-211
- [11] J. L. Sanchez, Ph. Leturcq, P. Austin, "Design and fabrication of new silicon high voltage current limiting devices", in *Proc. IEEE ISPSD'96*, Hawaii (USA), 1996, pp. 201-205
- [12] F. Nallet, D. Planson, P. Godignon, M. L. Locatelli, M. Lazar, J.P. Chante, "Experimental characterization of a 4H-SiC high voltage current limiting device", *Applied Surface Science*, 2001, Vol. 184, pp. 404-407
- [13] T. Paul Chow, "High-Voltage SiC Devices for Power Electronics Applications-Future Prospects", *presented at EPE 03*, Toulouse, 2003, Paper 1197
- [14] D. Tournier, P. Godignon, J. Montserrat, D. Planson, C. Raynaud, J. P. Chante, J. F. de Palma, F. Sarrus, C. Bonhomme "A 4H-SiC High Power Density VJFET as Controlled Current Limiter", *to be published in IEEE IAS*, 2003
- [15] D. Tournier, P. Godignon, J. Montserrat, D. Planson, C. Raynaud, J.P. Chante, J.F. de Palma, F. Sarrus, "On chip temperature monitoring of SiC current limiting device" *presented at ICSCRM*, Lyon, 2003