Simulation study of a new current limiting device : a vertical alpha-SiC etched JFET - Controlled Current Limiter - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2001

Simulation study of a new current limiting device : a vertical alpha-SiC etched JFET - Controlled Current Limiter

Résumé

Considering fault current limiters for serial protection, a lot of structures exist, from regulation to other complex systems such as circuit breakers, mechanical switches or more conventional system : fuses. Up to now, only few semiconductor current limiter structures were described in papers [1]. Although Current Regulative Diode components exist [2, 3], the voltage and current capabilities (VBR=100 V, Imax=10 mA), do not allow to use them in power systems. A comparison of a silicon Current Regulative Diode (CRD) and an equivalent SiC one demonstrates the thermal and electrical limitations of silicon. This paper deals with a novel bi-directional current limiter structure based on a vertical a-SiC VJFET, with both buried gate and source. This device was designed for short circuit protections. Simulations were performed with ISE-TCAD [4] to evaluate static and transient electrical characteristics of the VJFET, according to several specifications : voltage capability, current rating, time during which the device can sustain a short circuit. Simulations allow geometrical design and doping profile estimation as well as the technological process to realize such a component. Both 6H and 4H-SiC Controlled Current Limiter (CCL) have been realized. Electrical characterizations of fabricated devices underline the limiting effect and the command ability.
Fichier principal
Vignette du fichier
full_article_vjfet.pdf (1.03 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02476207 , version 1 (12-02-2020)

Identifiants

  • HAL Id : hal-02476207 , version 1

Citer

Dominique Tournier, Phillippe Godignon, Josep Montserrat, Dominique Planson, Jean-Pierre P Chante, et al.. Simulation study of a new current limiting device : a vertical alpha-SiC etched JFET - Controlled Current Limiter. ICSCRM, Oct 2001, Tsukuba, Japan. ⟨hal-02476207⟩
33 Consultations
26 Téléchargements

Partager

Gmail Facebook X LinkedIn More