H. Shibata, R. Schreier, W. Yang, A. Shaikh, D. Paterson et al., A DC-to-1 GHz Tunable RF Delta Sigma ADC Achieving DR = 74 dB and BW = 150 MHz at f0 = 450 MHz Using 550 mW, IEEE Journal of Solid-State Circuits, vol.47, issue.12, pp.2888-2897, 2012.

F. T. Gebreyohannes, M. Louërat, and H. Aboushady, Design of a 4th-order feed-forward-compensated operational amplifier for Multi-GHz sampling frequency continuous-time bandpass sigma-delta modulators, 2019 IEEE Int. Symp. on Circuits and Systems (ISCAS), 2019.
URL : https://hal.archives-ouvertes.fr/hal-02145589

B. Thandri and J. Silva-martinez, A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors, IEEE Journal of Solid-State Circuits, vol.38, issue.2, pp.237-243, 2003.

R. Schreier, N. Abaskharoun, H. Shibata, D. Paterson, S. Rose et al., A 375-mW Quadrature Bandpass Delta-Sigma ADC With 8.5-MHz BW and 90-dB DR at 44 MHz, IEEE Journal of Solid-State Circuits, vol.41, issue.12, pp.2632-2640, 2006.

C. Lu, J. F. Silva-rivas, P. Kode, J. Silva-martinez, and S. Hoyos, A Sixth-Order 200 MHz IF Bandpass Sigma-Delta Modulator With Over 68 dB SNDR in 10 MHz Bandwidth, IEEE Journal of Solid-State Circuits, vol.45, issue.6, pp.1122-1136, 2010.

A. Edward, Q. Liu, C. Briseno-vidrios, M. Kinyua, E. G. Soenen et al., A 43-mW MASH 2-2 CT SigmaDelta Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS, IEEE Journal of Solid-State Circuits, vol.52, issue.2, pp.448-459, 2017.

H. Chae, J. Jeong, G. Manganaro, and M. P. Flynn, A 12 mW Low Power Continuous-Time Bandpass delta sigma Modulator With 58 dB SNDR and 24 MHz Bandwidth at 200 MHz IF, IEEE Journal of Solid-State Circuits, vol.49, issue.2, pp.405-415, 2014.

H. Chae and M. P. Flynn, A 69 dB SNDR, 25 MHz BW, 800 MS/s Continuous-Time Bandpass Modulator Using a Duty-Cycle-Controlled DAC for Low Power and Reconfigurability, IEEE Journal of Solid-State Circuits, vol.51, issue.3, pp.649-659, 2016.

K. N. Leung and P. K. Mok, Analysis of multistage amplifierfrequency compensation, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.48, issue.9, pp.1041-1056, 2001.

G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue et al., A 20mw 640mhz cmos continuous-time adc with 20mhz signal bandwidth, 80 db dynamic range and 12 bit enob, IEEE Journal of Solid-State Circuits, vol.41, issue.12, pp.2641-2649, 2006.

S. Pavan, R. Schreier, and G. C. Temes, Understanding Delta-Sigma Data Converters, 2017.

Y. Dong, J. Zhao, W. W. Yang, T. Caldwell, H. Shibata et al., A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOS, IEEE Journal of Solid-State Circuits, vol.51, issue.12, pp.2917-2927, 2016.

Y. Dong, W. Yang, R. Schreier, A. Sheikholeslami, and S. Korrapati, A Continuous-Time 0-3 MASH ADC Achieving 88 dB DR With 53 MHz BW in 28 nm CMOS, IEEE Journal of Solid-State Circuits, vol.49, issue.12, pp.2868-2877, 2014.

C. Briseno-vidrios, A. Edward, A. Shafik, S. Palermo, and J. Silva-martinez, A 75-MHz Continuous-Time Sigma-Delta Modulator Employing a Broadband Low-Power Highly Efficient Common-Gate Summing Stage, IEEE Journal of Solid-State Circuits, vol.52, issue.3, pp.657-668, 2017.

X. Yang and H. Lee, Design of a 4th-order multi-stage feedforward operational amplifier for continuous-time bandpass delta sigma modulators, 2016 IEEE Int. Symp. on Circuits and Systems (ISCAS), pp.1058-1061, 2016.

M. Hershenson, S. Boyd, and T. Lee, Optimal design of a CMOS op-amp via geometric programming, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.1, pp.1-21, 2001.

B. , D. Smedt, and G. Gielen, Watson: design space boundary exploration and model generation for analog and RF IC design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.22, issue.2, pp.213-224, 2003.

Q. Liu, A. Edward, D. Zhou, and J. Silva-martinez, A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.26, issue.4, pp.756-767, 2018.

F. Silveira, D. Flandre, and P. G. Jespers, A g m /I D based methodology for the design of cmos analog circuits and its application to the synthesis of a silicon-on-insulator micropower ota, IEEE Journal of Solid-State Circuits, vol.31, issue.9, pp.1314-1319, 1996.

J. Ou and P. M. Ferreira, Implications of Small Geometry Effects on g m /I D Based Design Methodology for Analog Circuits, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.66, issue.1, pp.81-85, 2019.

P. G. Jespers and B. Murmann, Systematic design of analog CMOS circuits using pre-computed lookup tables. Cambridge, 2017.

J. S. Mincey, C. Briseno-vidrios, J. Silva-martinez, and C. T. Rodenbeck, Low-Power G m ?C Filter Employing Current-Reuse Differential Difference Amplifiers, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.64, issue.6, pp.635-639, 2017.

T. Poiroux, O. Rozeau, P. Scheer, S. Martinie, M. Jaud et al., Leti-utsoi2.1: A compact model for utbb-fdsoi technologies-part i: Interface potentials analytical model, Electron Devices, vol.62, pp.2751-2759, 2015.

T. Poiroux, O. Rozeau, P. Scheer, S. Martinie, M. Jaud et al., Leti-utsoi2.1: A compact model for utbb-fdsoi technologies -part ii: Dc and ac model description, Electron Devices, vol.62, pp.2760-2768, 2015.

V. Kilchytska, S. Makovejev, M. K. Md-arshad, J. Raskin, and D. Flandre, Perspectives of UTBB FD SOI MOSFETs for Analog and RF Applications, Functional Nanomaterials and Devices for Electronics, Sensors and Energy Harvesting, pp.27-46, 2014.

P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and design of analog integrated circuits, 2009.

Q. Wang, H. Shibata, A. Liscidini, and A. C. Carusone, A Digital Filtering ADC With Programmable Blocker Cancellation for Wireless Receivers, IEEE Journal of Solid-State Circuits, vol.53, issue.3, pp.681-691, 2018.

R. Taco, I. Levi, M. Lanuzza, and A. Fish, Low voltage logic circuits exploiting gate level dynamic body biasing in 28nm utbb fd-soi, Solid-State Electronics, vol.117, pp.185-192, 2016.

X. Peng and W. Sansen, Transconductance with capacitances feedback compensation for multistage amplifiers, IEEE Journal of Solid-State Circuits, vol.40, issue.7, pp.1514-1520, 2005.

Y. Dong, J. Zhao, W. Yang, T. Caldwell, H. Shibata et al., A 930mw 69db-DR 465mhz-BW CT 1-2 MASH ADC in 28nm CMOS, 2016 IEEE International Solid-State Circuits Conference (ISSCC), pp.278-279, 2016.

H. Shibata, V. Kozlov, Z. Ji, A. Ganesan, H. Zhu et al., A 9-GS/s 1.125-GHz BW Oversampling Continuous-Time Pipeline ADC Achieving -164-dBFS/Hz NSD, IEEE Journal of Solid-State Circuits, vol.52, issue.12, pp.3219-3234, 2017.

, he was a postdoctoral researcher at LIP6, a CNRS/Sorbonne University laboratory, participating in various projects on high speed Sigma-Delta ADCs. Since 2019, he has been at the CEA in Saclay, France, designing an ASIC for the readout of beam profiler detectors for nuclear medicine. PLACE PHOTO HERE Jacky Porte has been teaching integrated analog design and Electronic Design Automation (EDA) till 2004 at Telecom Paris Tech, France. He is now a researcher at the, 2007.

. Marie-minerve, She started at Fluids, Automation and Thermal Systems Laboratory, Université Paris Sud-CNRS, while teaching electronics, 1986 she joined the Centre National de la Recherche Scientifique, 1983.

. Dr, Louërat's research interest is electronic design automation method and tools for analogue and mixed-signal circuit and systems. Most of her research activities have been supported by contracts, through academic and industrial cooperative projects in the framework of the FP7, Eureka/MEDEA, Catrene and Penta, and H2020 Projects, AMS system modelling, and simulation

, He also obtained his accreditation to supervise research (HDR) from the same University in 2010. Hassan Aboushady is currently an Associate Professor at Sorbonne University, Campus Pierre and Marie Curie, 1993, the M.Sc. and Ph.D. degrees in, 1996.

B. Ufrn, &. Technologico-de-monterrey, ;. Itesm, and M. Guadalajara, During the academic year 2012-2013, he was on a sabbatical leave at the Ecole Polytechnique, LIPCM laboratory, working on the design of analog circuits using organic electronics. His research interests include Sigma-Delta modulation, analog and RF circuit design and Analog-to-Digital conversion, He is the recipient of the 2004 best paper award in the IEEE Design Automation and Test in Europe Conference, as well as the recipient and the co-recipient of the 2nd and the 3rd best student paper awards of the IEEE Midwest Symposium on Circuits and Systems in 2000 and 2003 respectively. Dr. Aboushady has also served as a TPC member of the IEEE International Conference on Microelectronics (ICM), the IEEE Latin American Symposium on Circuits and Systems (LASCAS) and the Symposium on Integrated Circuit Design (SBCCI). He is also a member of the IEEE Circuits and Systems for Communications Committee (CASCOM), 2007.

, He is an IEEE-CAS distinguished lecturer and an Associate Editor of, IEEE Transactions on Circuits & Systems II