, The mälardalen wcet benchmarks: Past, present and future
Otawa: an open toolbox for adaptive wcet analysis, SEUS, pp.35-46, 2010. ,
URL : https://hal.archives-ouvertes.fr/hal-01055378
Write-back caches in WCET analysis, ECRTS, vol.26, p.22, 2017. ,
Worst case execution time analysis for a processor with branch prediction, IRISA, 1999. ,
Analysis of write-back caches under fixedpriority preemptive and non-preemptive scheduling. technical report, 2016. ,
Applying compiler techniques to cache behavior prediction, 1997. ,
On predicting data cache behavior for real-time systems, Lecture notes in computer science, pp.16-30, 1998. ,
WCET analysis of multi-level non-inclusive set-associative instruction caches, RTSS'08, 2008. ,
Modeling out-of-order processors for software timing analysis, Real-Time Systems Symposium, pp.92-103, 2004. ,
Performance analysis of embedded software using implicit path enumeration, Workshop on Languages, Compilers, and Tools for Real-Time Systems, pp.88-98, 1995. ,
Efficient microarchitecture modelling and path analysis for real-time software, Real-Time Systems Symposium, pp.254-263, 1995. ,
Cache modeling for real-time software: Beyond direct mapped instruction caches, Real-Time Systems Symposium, pp.254-263, 1996. ,
History-based schemes and implicit path enumeration, WCET, 2006. ,
A contextparameterized model for static analysis of execution times, Transactions on High-Performance Embedded Architectures and Compilers II, pp.222-241, 2009. ,