Model-Based Design of Embedded Control Systems by Means of a Synchronous Intermediate Model, International Conference on Embedded Software and Systems (ICESS'09), 2009. ,
The Esterel synchronous programming language: design, semantics, implementation, Science of Computer Programming, vol.19, pp.167-6423, 1992. ,
URL : https://hal.archives-ouvertes.fr/inria-00075711
Clock-directed modular code generation for synchronous data-flow languages, LCTES'08, 2008. ,
Compiling heterogeneous models: motivations and challenges, Proceedings of the 6th International Congress Embedded Real Time Software (ERTS'12), 2012. ,
, IC3 and beyond: Incremental, Inductive Verification". In: CAV'12, 2012.
A verifiable architecture for multitask, multirate synchronous software, 4th Embedded Real-Time Software Congress (ERTS'08), 2008. ,
URL : https://hal.archives-ouvertes.fr/insu-02270095
Aude Maignan, Christos Sofronis, and Stavros Tripakis, Third International Conference on Embedded Software EMSOFT, pp.84-99, 2003. ,
Lustre: A Declarative Language for Programming Synchronous Systems, POPL'87, pp.178-188, 1987. ,
CoCoSpec: A Mode-Aware Contract Language for Reactive Systems, SEFM'16, pp.978-981, 2016. ,
The Kind 2 Model Checker, Computer Aided Verification -28th International Conference, CAV 2016, pp.510-517, 2016. ,
Space Shuttle Attitude and Orbital Control System ,
SCADE 6: A formal language for embedded critical software development, 11th International Symposium on Theoretical Aspects of Software Engineering, pp.1-11, 2017. ,
Ensuring functional correctness of cyber-physical system controllers: from model to code analyses, Forum on Specification and Design Languages, Special session on Logic and Mathematics Behind Design Automation, FDL'18, vol.10, 2018. ,
Correct-by-Construction Parallelization of Hard Real-Time Avionics Applications on Off-the-Shelf Predictable Hardware, TACO 16, vol.3, p.27, 2019. ,
URL : https://hal.archives-ouvertes.fr/hal-02422789
Programming Languages For Hard Real-Time Embedded Systems, Proceedings of the 4th Conference on Embedded Real Time Software and Systems and Software (ERTS'08), 2008. ,
URL : https://hal.archives-ouvertes.fr/hal-02170946
The JKind Model Checker, 2017. ,
Testing-Based Compiler Validation for Synchronous Languages, NASA Formal Methods, pp.246-251, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-02092914
Testing-Based Compiler Validation for Synchronous Languages, NASA Formal Methods -6th International Symposium, NFM 2014, pp.246-251, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-02092914
Hierarchical State Machines as Modular Horn Clauses, Proceedings 3rd Workshop on Horn Clauses for Verification and Synthesis, pp.15-28, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-02092915
,
,
Synthesizing Modular Invariants for Synchronous Code, HCVS'14, 2014. ,
A Multi-Rate Precision Timed Programming Language for Multi-Cores, 2019 Forum for Specification and Design Languages, pp.1-8, 2019. ,
URL : https://hal.archives-ouvertes.fr/hal-02399998
Méthode de conception de systèmes temps réels embarqués multi-coeurs en milieu automobile. (Methodology of designing embedded real-time multi-core systems in automotive)". PhD thesis, 2018. ,
Modeling Multi-Periodic Simulink Systems by Synchronous Dataflow Graphs, 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp.209-218, 2016. ,
SMT-based model checking for recursive programs, Formal Methods in System Design, vol.48, pp.1572-8102, 2016. ,
Automatic Abstraction in SMT-Based Unbounded Software Model Checking, Computer Aided Verification -25th International Conference, CAV 2013, pp.846-862, 2013. ,
, Simulink Design Verifier (SLDV), The MathWorks
Tool for Translating Simulink Models into Input Language of a Model Checker, Formal Methods and Software Engineering. Ed. by Zhiming Liu and Jifeng He, pp.606-620, 2006. ,
Multi-task Implementation of Multi-periodic Synchronous Programs, Discrete Event Dynamic Systems, vol.21, pp.307-338, 2011. ,
URL : https://hal.archives-ouvertes.fr/inria-00638936
The ROSACE case study: From Simulink specification to multi/many-core execution, 20th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS, pp.309-318, 2014. ,
Off-line Mapping of Multi-rate Dependent Task Sets to Many-core Platforms, Real-Time Systems, vol.51, pp.922-6443, 2015. ,
Gene-Auto: Automatic Software Code Generation for Real-Time Embedded Systems, Proceedings of DASIA 2008 Data Systems In Aerospace, 2008. ,
, SCADE Suite Design Verifier | Esterel Technologies
Compositional Translation of Simulink Models into Synchronous BIP, IEEE Fifth International Symposium on Industrial Embedded Systems, SIES 2010, pp.217-220, 2010. ,
URL : https://hal.archives-ouvertes.fr/hal-00558040
Checking Safety Properties Using Induction and a SAT-Solver, pp.127-144 ,
Formal verification of hybrid systems using CheckMate: a case study, Proceedings of the 2000 American Control Conference. ACC (IEEE Cat, vol.3, pp.1679-1683, 2000. ,
, Synchronous programming with events and relations: the SIGNAL language and its semantics, Science of Computer Programming, vol.16, pp.167-6423, 1991.
Gene-Auto: an Automatic Code Generator for a safe subset of Simulink/Stateflow and Scicos, Proceedings of the 4th International Congress Embedded Real Time Software (ERTS'08), 2008. ,
URL : https://hal.archives-ouvertes.fr/hal-02270306
Translating discrete-time simulink to lustre, ACM Trans. Embedded Comput. Syst, vol.4, pp.779-818, 2005. ,