, Intel Corp, Intel High Level Synthesis Compiler: Best Practices Guide, 2019.

, Vivado Design Suite User Guide: High-Level Synthesis, 2019.

L. Aksoy, E. Costa, P. Flores, and J. Monteiro, Optimization of area in digital FIR filters using gate-level metrics, Design Automation Conference, pp.420-423, 2007.

R. Allen and K. Kennedy, Optimizing compilers for modern architectures, 2002.

N. Brisebarre, J. Florent-de-dinechin, and . Muller, Integer and Floating-Point Constant Multipliers for FPGAs, Application-specific Systems, Architectures and Processors, pp.239-244, 2008.
URL : https://hal.archives-ouvertes.fr/ensl-00269219

G. Caffarena, A. Juan, C. Lopez, O. Carreras, and . Nieto-taladriz, High-level synthesis of multiple word-length DSP algorithms using heterogeneous-resource FPGAs, International Conference on Field Programmable Logic and Applications, 2006.

K. Chapman, Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner), EDN magazine 10, 1993.

J. Cong, M. Huang, P. Pan, Y. Wang, and P. Zhang, Source-to-source optimization for HLS, FPGAs for Software Programmers, pp.137-163, 2016.

. Florent-de-dinechin, Multiplication by rational constants, Transactions on Circuits and Systems, II, vol.52, pp.98-102, 2012.

. Florent-de-dinechin, . Silviu-ioan, L. Filip, M. Forget, and . Kumm, Table-Based versus Shift-And-Add constant multipliers for FPGAs, Symposium of Computer Arithmetic, 2019.

B. Florent-de-dinechin and . Pasca, High-Performance Computing using FPGAs, Chapter Reconfigurable Arithmetic for High Performance Computing, pp.631-664, 2013.

B. Florent-de-dinechin, O. Pasca, R. Cret, and . Tudoran, An FPGA-specific approach to floatingpoint accumulation and sum-of-products, International Conference on Field-Programmable Technology, pp.33-40, 2008.

G. Andrew, M. Dempster, and . Macleod, Constant integer multiplication using minimum adders, IEE Proceedings-Circuits, Devices and Systems, vol.141, pp.407-413, 1994.

M. Dibrino, Floating point multiplier/accumulator with reduced latency and method thereof, US Patent, vol.6, p.446, 2005.

J. Doerfert, K. Streit, S. Hack, and Z. Benaissa, Polly's polyhedral scheduling in the presence of reductions, International Workshop on Polyhedral Compilation Techniques, 2015.

, EEMBC, the Embedded Microprocessor Benchmark Consortium. 2013. FPMark Floating-Point Benchmark Suite

M. Bruce, J. Fleischer, M. Haess, M. S. Kroener, E. M. Schmookler et al., System and method for a floating point unit with feedback prior to normalization and rounding, US Patent, vol.7, p.117, 2010.

A. Floc'h, T. Yuki, A. El-moussawi, A. Morvan, K. Martin et al., GeCoS: A framework for prototyping custom hardware design flows, International Working Conference on Source Code Analysis and Manipulation, pp.100-105, 2013.

L. Forget, Y. Uguen, D. Florent-de-dinechin, and . Thomas, A type-safe arbitrary precision arithmetic portability layer for HLS tools, HEART 2019 -International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, 2019.
URL : https://hal.archives-ouvertes.fr/hal-02131798

L. Fousse, G. Hanrot, V. Lefèvre, P. Pélissier, and P. Zimmermann, MPFR: A multipleprecision binary floating-point library with correct rounding, Transactions on Mathematical Software, vol.33, 2007.
URL : https://hal.archives-ouvertes.fr/inria-00070266

M. Gort and J. H. Anderson, Range and bitmask analysis for hardware optimization in high-level synthesis, Asia and South Pacific Design Automation Conference, pp.773-779, 2013.

O. Gustafsson, Lower Bounds for Constant Multiplication Problems, Transactions On Circuits And Systems II: Express Briefs, vol.54, pp.974-978, 2007.

J. Hrica, Floating-Point Design with Vivado HLS. Xilinx Application Note, 2012.

Q. Huang, R. Lian, A. Canis, J. Choi, R. Xi et al., The effect of compiler optimizations on high-level synthesis-generated hardware, Transactions on Reconfigurable Technology and Systems, vol.8, p.14, 2015.

. Iso, C11 Standard. ISO/IEC 9899, 2011.

E. Kadric, P. Gurniak, and A. Dehon, Accurate parallel floating-point accumulation, Transactions on Computers, vol.65, pp.3224-3238, 2016.

N. Kapre and A. Dehon, Optimistic parallelization of floating-point accumulation, In Symposium on Computer Arithmetic. IEEE, pp.205-216, 2007.

U. Kulisch and V. Snyder, The exact dot product as basic tool for long interval arithmetic, Computing, vol.91, pp.307-313, 2011.

M. Kumm, O. Gustafsson, M. Garrido, and P. Zipf, Optimal single constant multiplication using ternary adders, Transactions on Circuits and Systems II, vol.65, pp.928-932, 2018.

Z. Luo and M. Martonosi, Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques, Transactions on Computers, vol.49, pp.208-218, 2000.

R. Morgan, Building an optimizing compiler, 1998.

S. Muchnick, Advanced compiler design implementation, 1997.

J. Muller, N. Brunie, C. Florent-de-dinechin, M. Jeannerod, V. Joldes et al., Handbook of Floating-Point Arithmetic, Nathalie Revol, and Serge Torres, 2018.
URL : https://hal.archives-ouvertes.fr/ensl-00379167

R. Nane, V. Sima, C. Pilato, J. Choi, B. Fort et al., A survey and evaluation of FPGA high-level synthesis tools, Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.35, pp.1591-1604, 2015.

B. Pasca, Correctly rounded floating-point division for DSP-enabled FPGAs, International Conference on Field Programmable Logic and Applications, pp.249-254, 2012.

L. Pouchet, Polybench: The polyhedral benchmark suite, 2012.

X. Redon and P. Feautrier, Detection of scans, Parallel Algorithms and Applictations, vol.15, pp.229-263, 2000.

O. Sentieys, D. Menard, D. Novo, and K. Parashar, Automatic Fixed-Point Conversion: a Gateway to High-Level Power Optimization, Tutorial at IEEE/ACM Design Automation and Test in Europe, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01100230

D. Thomas, Templatised soft floating-point for High-Level Synthesis, 27th International Symposium on Field-Programmable Custom Computing Machines, 2019.

J. Thong and N. Nicolici, An optimal and practical approach to single constant multiplication, Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, pp.1373-1386, 2011.

Y. Uguen and . Florent-de-dinechin, Design-space exploration for the Kulisch accumulator (Online), 2017.

Y. Uguen, S. Florent-de-dinechin, and . Derrien, Bridging high-level synthesis and application-specific arithmetic: The case study of floating-point summations, Field Programmable Logic and Applications, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01373954

Y. Uguen, L. Forget, and F. De-dinechin, Evaluating the hardware cost of the posit number system, International Conference on Field-Programmable Logic and Applications, 2019.
URL : https://hal.archives-ouvertes.fr/hal-02130912

F. H-fatih-ugurdag, ,. De-dinechin, S. Gener, L. Gören, and . Didier, Hardware division by small integer constants, Transactions on Computers, vol.66, pp.2097-2110, 2017.

W. Vanderbauwhede and K. Benkrid, High-performance computing using FPGAs, vol.3, 2013.

Y. Voronenko and M. Püschel, Multiplierless multiple constant multiplication, Transactions on Algorithms, vol.3, issue.2, 2007.

E. and G. Walters, Reduced-Area Constant-Coefficient and Multiple-Constant Multipliers for Xilinx FPGAs with 6-Input LUTs, Electronics, vol.6, p.101, 2017.

J. Michael and . Wirthlin, Journal of VLSI signal processing systems for signal, image and video technology, vol.36, pp.7-15, 2004.