, Intel Corp, Intel High Level Synthesis Compiler: Best Practices Guide, 2019.
, Vivado Design Suite User Guide: High-Level Synthesis, 2019.
Optimization of area in digital FIR filters using gate-level metrics, Design Automation Conference, pp.420-423, 2007. ,
Optimizing compilers for modern architectures, 2002. ,
Integer and Floating-Point Constant Multipliers for FPGAs, Application-specific Systems, Architectures and Processors, pp.239-244, 2008. ,
URL : https://hal.archives-ouvertes.fr/ensl-00269219
High-level synthesis of multiple word-length DSP algorithms using heterogeneous-resource FPGAs, International Conference on Field Programmable Logic and Applications, 2006. ,
Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner), EDN magazine 10, 1993. ,
Source-to-source optimization for HLS, FPGAs for Software Programmers, pp.137-163, 2016. ,
Multiplication by rational constants, Transactions on Circuits and Systems, II, vol.52, pp.98-102, 2012. ,
Table-Based versus Shift-And-Add constant multipliers for FPGAs, Symposium of Computer Arithmetic, 2019. ,
High-Performance Computing using FPGAs, Chapter Reconfigurable Arithmetic for High Performance Computing, pp.631-664, 2013. ,
An FPGA-specific approach to floatingpoint accumulation and sum-of-products, International Conference on Field-Programmable Technology, pp.33-40, 2008. ,
Constant integer multiplication using minimum adders, IEE Proceedings-Circuits, Devices and Systems, vol.141, pp.407-413, 1994. ,
Floating point multiplier/accumulator with reduced latency and method thereof, US Patent, vol.6, p.446, 2005. ,
Polly's polyhedral scheduling in the presence of reductions, International Workshop on Polyhedral Compilation Techniques, 2015. ,
, EEMBC, the Embedded Microprocessor Benchmark Consortium. 2013. FPMark Floating-Point Benchmark Suite
System and method for a floating point unit with feedback prior to normalization and rounding, US Patent, vol.7, p.117, 2010. ,
GeCoS: A framework for prototyping custom hardware design flows, International Working Conference on Source Code Analysis and Manipulation, pp.100-105, 2013. ,
A type-safe arbitrary precision arithmetic portability layer for HLS tools, HEART 2019 -International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, 2019. ,
URL : https://hal.archives-ouvertes.fr/hal-02131798
MPFR: A multipleprecision binary floating-point library with correct rounding, Transactions on Mathematical Software, vol.33, 2007. ,
URL : https://hal.archives-ouvertes.fr/inria-00070266
Range and bitmask analysis for hardware optimization in high-level synthesis, Asia and South Pacific Design Automation Conference, pp.773-779, 2013. ,
Lower Bounds for Constant Multiplication Problems, Transactions On Circuits And Systems II: Express Briefs, vol.54, pp.974-978, 2007. ,
Floating-Point Design with Vivado HLS. Xilinx Application Note, 2012. ,
The effect of compiler optimizations on high-level synthesis-generated hardware, Transactions on Reconfigurable Technology and Systems, vol.8, p.14, 2015. ,
, C11 Standard. ISO/IEC 9899, 2011.
Accurate parallel floating-point accumulation, Transactions on Computers, vol.65, pp.3224-3238, 2016. ,
Optimistic parallelization of floating-point accumulation, In Symposium on Computer Arithmetic. IEEE, pp.205-216, 2007. ,
The exact dot product as basic tool for long interval arithmetic, Computing, vol.91, pp.307-313, 2011. ,
Optimal single constant multiplication using ternary adders, Transactions on Circuits and Systems II, vol.65, pp.928-932, 2018. ,
Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques, Transactions on Computers, vol.49, pp.208-218, 2000. ,
Building an optimizing compiler, 1998. ,
Advanced compiler design implementation, 1997. ,
Handbook of Floating-Point Arithmetic, Nathalie Revol, and Serge Torres, 2018. ,
URL : https://hal.archives-ouvertes.fr/ensl-00379167
A survey and evaluation of FPGA high-level synthesis tools, Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.35, pp.1591-1604, 2015. ,
Correctly rounded floating-point division for DSP-enabled FPGAs, International Conference on Field Programmable Logic and Applications, pp.249-254, 2012. ,
Polybench: The polyhedral benchmark suite, 2012. ,
Detection of scans, Parallel Algorithms and Applictations, vol.15, pp.229-263, 2000. ,
Automatic Fixed-Point Conversion: a Gateway to High-Level Power Optimization, Tutorial at IEEE/ACM Design Automation and Test in Europe, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01100230
Templatised soft floating-point for High-Level Synthesis, 27th International Symposium on Field-Programmable Custom Computing Machines, 2019. ,
An optimal and practical approach to single constant multiplication, Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, pp.1373-1386, 2011. ,
Design-space exploration for the Kulisch accumulator (Online), 2017. ,
Bridging high-level synthesis and application-specific arithmetic: The case study of floating-point summations, Field Programmable Logic and Applications, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01373954
Evaluating the hardware cost of the posit number system, International Conference on Field-Programmable Logic and Applications, 2019. ,
URL : https://hal.archives-ouvertes.fr/hal-02130912
Hardware division by small integer constants, Transactions on Computers, vol.66, pp.2097-2110, 2017. ,
High-performance computing using FPGAs, vol.3, 2013. ,
Multiplierless multiple constant multiplication, Transactions on Algorithms, vol.3, issue.2, 2007. ,
Reduced-Area Constant-Coefficient and Multiple-Constant Multipliers for Xilinx FPGAs with 6-Input LUTs, Electronics, vol.6, p.101, 2017. ,
Journal of VLSI signal processing systems for signal, image and video technology, vol.36, pp.7-15, 2004. ,