Skip to Main content Skip to Navigation
Journal articles

High-throughput parallel DWT hardware architecture implemented on an FPGA-based platform

Abstract : To detect fast myoclonus jerks, doctors require a full-HD video capture of the patient at 100 frames per second. Real-time video compression becomes mandatory to archive/transmit the generated data. To achieve this goal, we used a certified medical imaging coder based on discrete wavelet transform (DWT). Thus, a major challenge was to design a 2D DWT architecture, achieving the throughput of 100 full-HD frames/s. The novel unified 2D DWT computation architecture performs both horizontal and vertical transform simultaneously and eliminates the problem of column-wise image pixel accesses to/from the off-chip DDR RAM. All of these factors have led to the reduction of the required off-chip DDR RAM bandwidth by more than 2X. The proposed concept uses four-port line buffers leading to pipelined parallel processing of direct memory access (DMA) read, horizontal 1D DWT, vertical 1D DWT, and DMA write. The proposed architecture has cycles per pixel of just 1/8, making it far exceeds 100 full-HD fps and well positioned for the 4K and 8K video processing. Finally, we highlighted that the developed architecture is highly scalable, outperforms state of the art and is deployed in a first video EEG medical prototype.
Document type :
Journal articles
Complete list of metadatas
Contributor : Khalil Hachicha <>
Submitted on : Thursday, December 5, 2019 - 11:01:54 AM
Last modification on : Wednesday, January 29, 2020 - 12:50:02 PM



Mohammed Shaaban Ibraheem, Khalil Hachicha, Syed Zahid Ahmed, Laurent Lambert, Patrick Garda. High-throughput parallel DWT hardware architecture implemented on an FPGA-based platform. Journal of Real-Time Image Processing, Springer Verlag, 2019, 16 (6), pp.2043-2057. ⟨10.1007/s11554-017-0711-6⟩. ⟨hal-02395041⟩



Record views