Germanane MOSFET for Subdeca Nanometer High-Performance Technology Nodes

Madhuchhanda Brahma, Marc Bescond, Demetrio Logoteta, Ram Krishna
Ghosh, Santanu Mahapatra

► To cite this version:

Madhuchhanda Brahma, Marc Bescond, Demetrio Logoteta, Ram Krishna Ghosh, Santanu Mahapatra. Germanane MOSFET for Subdeca Nanometer High-Performance Technology Nodes. IEEE Transactions on Electron Devices, 2018, 65 (3), pp.1198-1204. 10.1109/TED.2017.2788463 . hal-02331946

HAL Id: hal-02331946

<https://hal.science/hal-02331946>

Submitted on 14 Jan 2022

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Germanane MOSFET for sub-Deca Nanometer High Performance Technology nodes

Madhuchhanda Brahma, Marc Bescond, Demetrio Logoteta, Ram Krishna Ghosh and Santanu Mahapatra

Abstract—Ballistic transport in monolayer Germanane metal oxide field effect transistors (MOSFETs) are investigated for high performance (HP) applications. Characteristics of both n- and p-type transistors having channel lengths of 7 nm, 5 nm and 3 nm are studied and compared against the International Technology Roadmap for Semiconductor (ITRS) target of 2028. For this purpose we conceive single band effective mass Hamiltonian and double-band $k.p$ Hamiltonian for n- and p-type channels respectively. The quantum transport model is based on the Non-Equilibrium Greens Function (NEGF) formalism self consistently coupled with Poisson equation. The ON current (I_{ON}) in 3 nm channel n- and p-MOSFETs, for a fixed OFF current $I_{OFF} = 100 \text{ nA}/\mu\text{m}$, are found to be $\sim 890 \mu\text{A}/\mu\text{m}$ and $700 \mu\text{A}/\mu\text{m}$ respectively, which is indeed remarkable. We also observe that with the increase of channel lengths, the p-MOSFET starts to outperform the n-MOSFET in terms of I_{ON} requirements as the direct source-to-drain tunneling gets suppressed. Other performance metrics like total gate capacitance, intrinsic switching delay and switching energy have also been calculated and found to be comparable to the ITRS 2028 HP technology requirements.

Index Terms—Germanane, 2D materials, ballistic transport, ITRS, Non-Equilibrium Greens Function (NEGF) formalism.

I. INTRODUCTION

IN recent times, atomically thin two dimensional (2D) materials are being extensively explored as an alternative channel material for transistors in an aspiration of CMOS technology growth beyond the Moores law. Most of such materials *e.g.* transition metal di-chalcogenides or TMD (MoS_2 , WS_2 , MoSe_2 , WSe_2 , MoTe_2), Phosphorene, Graphene, hBN etc. [1]–[8] are naturally available in layered form, where two-dimensional platelets are weakly bonded by vander Waals force to form three-dimensional crystals. In an alternate route, recent efforts are also observed to extract 2D analogues from conventional bulk semiconductors like Si, Ge, GaN etc. [9]–[14]. Among these, hydrogenated monolayer of Germanium namely Germanane has attracted much attention. Unlike

TMDs, which show higher band gap and higher effective mass, Germanane inherits a very interesting property of having low effective mass along with a relatively high band gap [14] in the group of 2D materials. From recent first principle based assessment [18], it was further concluded that chair morphology of Germanane has better potential for conventional and tunnel FET applications than its boat morphology. Stable structure of Germanane has been reported for the first time in 2013 [14], and later used for fabrication of Schottky diodes and FETs [15]–[17].

Since high performance switching devices demand channel materials with low effective mass to ensure high ON current, Germanane stands a very good chance in this respect. It is therefore important to theoretically estimate the performance limit of Germanane channel MOSFETs. However, previous studies in this context are either based on semi-classical approach [19] or limited only to the n-MOSFET [20]. In this work we focus on NEGF based ballistic transport in both n- and p-type Germanane chair FETs with channel lengths less than 10 nm to examine if such short Germanane FETs are able to meet the ITRS 2028 HP limit [21]. In section II of our paper, we describe the methodology used to simulate the transfer characteristics while in section III we present and analyse the results. From the transfer characteristics we find that the ON-state currents even in ultra-scaled Germanane n- and p-MOSFETs of 3 nm show remarkably high values, $\sim 890 \mu\text{A}/\mu\text{m}$ and $\sim 700 \mu\text{A}/\mu\text{m}$ respectively. Both these values are comparable to the ITRS projected 2028 HP I_{ON} value of $900 \mu\text{A}/\mu\text{m}$. Finally, we have bench-marked the dynamic performance metrics of these sub-deca nanometer Germanane HP FETs with respect to the other state of the art 2D materials as well as the ITRS projection limits.

II. METHODOLOGY

In consideration with the ITRS-predicted physical gate length, effective oxide thickness, and power supply voltage for the 2028 HP devices, we conceive the device as shown in Fig. 1 with a channel length equal to the gate length and varying from 7 nm, 5 nm to 3 nm, along with an effective oxide thickness (EOT) of 0.47 nm, and a supply bias of $V_D = 0.6 \text{ V}$. The source (drain) lengths L_S (L_D) are kept to be 30 nm each.

This work was supported by Science and Engineering Research Board (SERB), Department of Science and Technology (DST), Government of India, under Grant SB/S3/EECE/0209/2015, Robert Bosch Cyber Physical System, Indian Institute of Science (IISc) Bangalore, under grant no: RBC00011 and Raman-Charpak Fellowship, Centre Franco-Indien pour la Promotion de la Recherche Avancée (CEFIPRA) under grant no. RCF-IN-133. M. Brahma is with the Centre for Nano Science and Engineering (CeNSE) and S. Mahapatra is with Department of Electronic Systems Engineering (DESE), Indian Institute of Science (IISc) Bangalore, Bangalore 560012, India. R. K. Ghosh is with University of Notre Dame, IN 46556, USA. Marc Bescond and D. Logoteta are with IM2NP, CNRS, 3453 Marseille Cedex 13, France. email: madhu.brahma@gmail.com, marc.bescond@im2np.fr, demetrio.logoteta@im2np.fr, rghosh1@nd.edu, santanu@cedt.iisc.ernet.in

Fig. 1: Cross section of the device structure. $t_{ox} = 3$ nm. L_S (L_D) = 30 nm in simulation. The length of the intrinsic channel is kept equal to the length of gate L_G .

Moreover, the gate work-function is also adjusted such that the OFF-state current (I_{OFF}) at zero gate bias can be fixed at 100 nA/ μ m. Monolayer Germanane chair has isotropic conduction band and valence bands (light hole and heavy hole) [18]. Therefore, for n type MOSFET we have chosen a single band effective mass Hamiltonian with electron effective mass of $0.071m_0$. For the p-type MOSFET, we developed a two-band $k \cdot p$ Hamiltonian based on the approach described in [22] for its analogous Graphene counterpart and given as

$$H(\hat{k}) \equiv \begin{bmatrix} \frac{\gamma_1}{2}(\hat{k}_x^2 + \hat{k}_y^2) & \frac{\gamma_2}{2}(\hat{k}_x + i\hat{k}_y)^2 \\ \frac{\gamma_1}{2}(\hat{k}_x - i\hat{k}_y)^2 & \frac{\gamma_2}{2}(\hat{k}_x^2 + \hat{k}_y^2) \end{bmatrix}, \quad (1)$$

with the constants

$$\begin{aligned} \gamma_1 &= \frac{1}{2} \left(\frac{1}{m_L} + \frac{1}{m_H} \right) \\ \gamma_2 &= \frac{1}{2} \left(\frac{1}{m_L} - \frac{1}{m_H} \right) \end{aligned} \quad (2)$$

where m_L and m_H are the light hole and heavy hole effective masses. The band structure using $k \cdot p$ method is matched against the density functional theory (DFT) predicted values [18] in the region close to the valence band maximum at the Γ point of the Brillouin zone by considering m_L and m_H equal to $0.071m_0$ and $0.29m_0$ respectively [18]. The $k \cdot p$ calculations are in agreement with DFT results for a range of ~ 0.2 eV, as can be seen in Fig. 2. It should be noted that since the Fermi level in our simulated p-MOSFET structure is below the valence band maximum level by 0.03 eV, the contributions from two valence bands can be readily captured by the proposed framework.

Fig. 2: Band-structure close to the Γ point of Germanane chair valence band maximum. The 2-band $k \cdot p$ Hamiltonian shows a close agreement with the DFT calculations.

Since the main focus of this work is to meet the high performance on current limit, it is necessary to select an optimum source/drain doping for each length of the device. The source/drain doping for n-MOSFET and p-MOSFET with different channel lengths, has been chosen in the range varying from $3 \times 10^{12}/\text{cm}^2$ to $5 \times 10^{12}/\text{cm}^2$, in order to ensure that maximum I_{ON} is achieved for given I_{OFF} as per the ITRS HP requirements. It has been found (not shown here) that doping lower than $10^{12}/\text{cm}^2$ results in source exhaustion [23], whereas higher orders of doping result in degraded swing with the current rising rather slowly and not reaching the desired value at $V_D = 0.6$ V. These doping concentrations result in the degeneracy of ~ 0.03 eV and 0.14 eV in p-MOSFET and n-MOSFET respectively. The channel region is intrinsic.

To model the ballistic transport, we solve Schrödinger's equation by using NEGF formalism self-consistently with the 2D-Poisson equation in the cross section of the device shown in Fig. 1. The retarded Green's function in the matrix expression is calculated as [24], [25]

$$G^r(k_y, E) = [(E + i\eta^+)I - H(k_y) - \Sigma_S - \Sigma_D]^{-1} \quad (3)$$

where k_y is the transverse wave vector, $H(k_y)$ is the Hamiltonian matrix discretized along the transport direction x , I is the identity matrix and Σ_S/Σ_D are self-energy matrices for the source/drain contacts. In this study, ballistic transport is assumed due to the relatively short channel lengths considered and hence no scattering self-energy is included in Eq.(3). We consider a nano-sheet of Germanane and establish Bloch periodic boundary conditions along the transverse direction y . Moreover by neglecting mode mixing due to a smooth potential we implement uncoupled mode space approach for calculating NEGF equations, eventually resulting in computational savings. From the retarded Greens Function $G^r(k_y, E)$ we calculate the electron and hole Greens Function $G^n(k_y, E)$ and $G^p(k_y, E)$ as follows:

$$\begin{aligned} G^n(k_y, E) &= G^r(k_y, E)\Sigma_n G^{r\dagger}(k_y, E) \\ G^p(k_y, E) &= G^r(k_y, E)\Sigma_p G^{r\dagger}(k_y, E) \end{aligned} \quad (4)$$

where ,

$$\begin{aligned} \Sigma_n &\equiv (\Sigma_{S/D} - \Sigma_{S/D}^\dagger) * f_{S/D} \\ \Sigma_p &\equiv (\Sigma_{S/D} - \Sigma_{S/D}^\dagger) * (1 - f_{S/D}) \end{aligned} \quad (5)$$

with $\dagger$ denoting the transverse conjugate and $f_{S/D}$ denoting the Fermi-distribution function of source/drain. The carrier densities are calculated from the j th diagonal elements of $G^n(k_y, E)$ and $G^p(k_y, E)$ as

$$\begin{aligned} n_{j,j} &= \sum_{k_y} \frac{1}{S} \int_{-\infty}^{+\infty} \frac{G^n(k_y, E)}{2\pi} d(E) \\ p_{j,j} &= \sum_{k_y} \frac{1}{S} \int_{-\infty}^{+\infty} \frac{G^p(k_y, E)}{2\pi} d(E) \end{aligned} \quad (6)$$

and the electron current density flowing from position j to $j + 1$ along the x direction is calculated from the off-diagonal

elements $(j, j+1)$ of $G^n(k_y, E)$ as

$$J_{j,j+1}^n = \sum_{k_y} \frac{2q}{\hbar S} \int_{-\infty}^{+\infty} \frac{d(E)}{2\pi} [H_{j,j+1}^n G_{j+1,j}^n(k_y, E) - H_{j+1,j}^n G_{j,j+1}^n(k_y, E)] \quad (7)$$

where S is the device cross-section along the transport direction. Finite difference method has been used to discretize the 2D Poisson's equation in the cross-section of the device with the inclusion of the Dirichlet boundary condition at the metal gate electrodes and the Neumann boundary condition at the left, right, top and bottom edges. The Poisson's equation solved is:

$$\nabla^2 U(z, x) = -\frac{\rho}{\epsilon} \quad (8)$$

where U is the electrostatic potential, ϵ is the dielectric constant and ρ is the charge density computed by the Recursive Green's Function Algorithm [26], [27]. The NEGF transport equation and the Poisson equation are solved iteratively until self-consistency is achieved. Mixed C and MATLAB[®] [28] programming was implemented to speed up the Recursive Green's Function algorithm [29]. Parallel computation for the transverse modes carried out on a 3.6 GHz, 6 core, CentOS workstation resulted in further reduction of the computational time.

III. RESULTS AND DISCUSSIONS

We first investigate the static current voltage characteristics of monolayer Germanane FETs followed by dynamic performance metrics. Transfer characteristics of both nMOSFET and p-MOSFET have been examined and the simulated I_D - V_G plots of p-MOSFET and n-MOSFET for varying channel lengths are shown in Fig. 3. The I_{ON} in monolayer Germanane n-MOSFET for L_{CH} = 7 nm, 5 nm and 3 nm are 888.4 $\mu\text{A}/\mu\text{m}$, 1.7 mA/ μm and 2.4 mA/ μm respectively, whereas that for p-MOSFET are 697 nA/ μm , 1.44 mA/ μm and 4.16 mA/ μm respectively as shown in Table I. Therefore it is quite evident that devices with channel length scaled upto 3 nm show comparable ON-current as that of ITRS 2028 HP metric.

However, closer observation of the plots reveal an interesting trend. As the channel length increases the p-MOSFET starts performing better and exceeds the current in n-MOSFET. This phenomenon can be explained after studying the energy resolved current density spectrum plots in Fig. 4 to Fig. 6. The current spectrum plots for all the channel lengths of p-MOSFET and n-MOSFET have been calculated at that bias voltage where we see the current in p-MOSFET starting to cross over the current in n-MOSFET which is V_G =0.4V, V_D =0.6V. We also calculate the percentage of tunneling current $I_{TUNNELING}$ and current over the barrier $I_{THERMIONIC}$ for each of the channel lengths in both n-MOSFET and p-MOSFET at the said bias point as shown in Table II.

Fig. 4: Energy resolved current spectrum superimposed on the conduction band profiles for both (a) Germanane n-MOSFET and (b) p-MOSFET with channel length 3 nm

Fig. 5: Energy resolved current spectrum superimposed on the conduction band profiles for both (a) Germanane n-MOSFET and (b) p-MOSFET with channel length 5 nm

Fig. 6: Energy resolved current spectrum superimposed on the conduction band profiles for both (a) Germanane n-MOSFET and (b) p-MOSFET with channel length 7 nm

We find that in shorter channel length devices the percentage of tunneling is more than the percentage of thermionic emission, thereby resulting in degraded slope of I_D - V_G curves. As the channel length increases, the percentage of tunneling reduces in both n and p-MOSFET, attributing to improvement in the slope of the transfer characteristics. However, we see that the percentage reduction in tunneling in p-MOSFET from 5 nm to 7 nm is more pronounced than in case of n-MOSFET. Due to this the improvement of slope from shorter to higher channel lengths, is better in p-MOSFET than its n-counterpart and hence the on-current starts to exceed at higher gate overdrives. Further, the modulation of barrier height in both the devices play an important role in determining the current cross-over phenomenon. Studying Fig. 4 to 6 we find that, in shorter channel length devices the height of the barrier is

Fig. 3: Transfer characteristics of GermananeFETs for (a) $L_{CH} = 3$ nm (b) $L_{CH} = 5$ nm and (c) $L_{CH} = 7$ nm and for a drain bias of $V_D = 0.6$ V.

such that the current is mostly tunneling. Therefore, the n-MOSFET which has a lower effective mass results in a higher current value than the p-MOSFET. But, as the channel length increases, say for example 7 nm, when the barrier height is very low in both the devices at high gate overdrives, the current is mostly due to thermionic emission. Here, the p-MOSFET having a higher effective mass attributing to higher density of states has more number of modes to fill and hence exhibits a higher current than n-MOSFET.

Next, the dynamic HP parameters like intrinsic switching delay (τ), total Gate to ground capacitance (C_G) and Power Delay Product (PDP) are calculated for all the channel lengths of n-MOSFET and p-MOSFET and compared. The values are shown in Table I. The intrinsic device delay, is computed following the method explained in [30] as $\tau = (Q_{ON} - Q_{OFF})/I_{ON}$, where Q_{ON} and Q_{OFF} are the overall charges induced in the device at the ON-state and OFF-state, respectively. Total Gate to ground capacitance has been calculated by differentiating the total charge along the entire length of the device with respect to gate voltage as $C_G = \delta Q / \delta V_{GS}$. The PDP is calculated as $V_{DD}(Q_{ON} - Q_{OFF})$ [31]. In Fig. 7 we show the C_G values with respect to gate bias in case of both n- and p-MOSFETs. It is seen that in all cases C_G is higher in case of p-MOSFET, the reason being that it has a higher density of states than n-MOSFET and hence a larger quantum capacitance translating to a higher C_G . The ultra-scaled n- and p-MOSFETs where the transport is mainly due to source to drain tunneling, do not exhibit much difference in the magnitudes of C_G . However, as the channel length increases and the devices entire the regime of higher gate overdrives ($V_D \sim 0.3$ V to 0.4 V), there is a significant change in the magnitude of the C_G values in case of p-type Germanane FETs. The reason is that, at such high gate overdrives, the barrier is very low in case of both n- and p-type FETs resulting mostly in thermionic emission, the p-MOSFET having higher density of states uncovers more number of modes thereby resulting in more modulation of charge with increment of the gate bias. The intrinsic switching delay, which is a manifestation of the gate capacitance, exhibits lower values in case of all the channel lengths of n-MOSFET than p-MOSFET. However, intrinsic switching delays for both p-

TABLE I: Performance Metrics comparison of Germanane Monolayer FETs with ITRS 2028 Prediction

Parameter	Germanane nMOS			Germanane pMOS			2028 HP
L_{CH} (nm)	3	5	7	3	5	7	4.1
I_{ON} (mA/ μ m)	0.89	1.37	2.47	0.70	1.44	4.16	0.90
$\frac{I_{ON}}{I_{OFF}} (\times 10^3)$	8.90	13.70	25	7.00	14.40	41.6	9
C_G (fF/ μ m)	0.12	0.16	0.22	0.14	0.51	0.90	0.60
τ (fs)	72	57	39	107	69	47	423
PDP (aJ/ μ m)	38	47	58	45	82	118	600

TABLE II: Percentage of tunneling component and thermionic component of the total current in Germanane Monolayer FETs for all channel lengths at $V_G = 0.4$ V, $V_D = 0.6$ V

Parameter	Germanane nMOS			Germanane pMOS		
L_{CH} (nm)	3	5	7	3	5	7
$I_{TUNNELING}$ (%)	60.80	27.93	14.30	76.89	49.68	28.15
$I_{THERMIONIC}$ (%)	37.96	72.70	85.70	23.11	50.32	71.85

and n-MOSFETs are comparable to the ITRS 2028 values. It should be noted, that the values of intrinsic switching delay in this sub-deca nanometer Germanane MOSFETs, tend to be increasing with the scaling of the channel length. The reason is that, though the difference in magnitudes of Q_{ON} and Q_{OFF} decreases as manifested by the reduction in values of C_G , the on-current value also decreases, and hence the overall ratio of $(Q_{ON} - Q_{OFF})$ to I_{ON} increases thereby translating to an increment in the values of τ .

Next, we compare the energy efficiency and the switching capability of Germanane monolayer FETs with respect to other 2D material FETs.

Fig. 7: Gate capacitance as a function of gate bias for (a) $L_{CH} = 3$ nm, nMOSFET and p-MOSFET, (b) $L_{CH} = 5$ nm, nMOSFET and p-MOSFET and (c) $L_{CH} = 7$ nm, n-MOSFET and p-MOSFET.

Fig. 8: Benchmarking the energy Vs delay with respect to the state of the art 2D materials and projected ITRS limits. $E \cdot \tau$ denotes the energy delay product.

Fig. 9: Benchmarking the delay Vs I_{ON}/I_{OFF} with respect to the state of the art 2D materials and projected ITRS limits.

In Figs. 8 and 9 we have plotted the switching energy versus the gate delay, and gate-delay versus I_{ON}/I_{OFF} of these devices respectively. In the plots, CMOS HP stands for 15nm technology node CMOS HP at 0.73V [32]. BP AD and ZD stand for HP monolayer Black Phosphorus FETs in Armchair and Zigzag directions resp., where the channel length is 7.3 nm with $V_D = 0.69$ V [33]. Further, MoS₂ HP FETs for two different channel lengths are shown in the charts [34]. The ITRS predicted trend lines till the end of the roadmap, as well as III-V/Ge HP technologies are also shown in the plots for reference. The straight lines in Fig. 8 and Fig. 9 denote constant energy-delay products and constant ratios of switching energy to I_{OFF} resp. In both the charts, it can be seen that Germanane FETs meet the ITRS HP as well as III-V/Ge HP FET requirements very well. From Fig. 8 it is seen that the ultra scaled Germanane n-MOSFET has faster operation with a lower energy consumption with respect to the other 2D FETs. 7 nm Germanane n-MOSFET has almost similar performance as BP ZD FET, with lower energy consumption per switching event. On the other hand, Germanane p-MOSFETs has greater switching energy than their n-counterparts, but show comparable performance with respect to other 2D FETs. In Fig. 9 we see that the performance is best at higher channel lengths for both n- and p- Germanane FETs. Though they are not able to outperform the BP FETs in terms of faster switching and higher I_{ON}/I_{OFF} ratios, their performance are better compared to the MoS₂ HP FETs. Also, CMOS HP has almost the same I_{ON}/I_{OFF} ratio as the 7 nm Germanane FETs but at the cost of gate delay higher than an order of magnitude. Therefore as a whole, ultra-scaled Germanane FETs deliver a faster response at low switching energies, almost consistent energy-delay product, and practical I_{ON}/I_{OFF} ratios with uniform E/I_{OFF} ratio -all of which combine to deliver a more energy efficient computation with a smaller footprint.

IV. CONCLUSION

The high performance characteristics of Germanane FETs in the sub-deca nanometer regime seem to be well comparable to the ITRS 2028 predicted values. Both Germanane n-MOSFET

and p-MOSFET offer excellent I_{ON} with large I_{ON}/I_{OFF} ratios even when scaled down to 3 nm channel length, which is beyond the ITRS projected limits. Dynamic parameters such as total capacitance, intrinsic switching delay and switching energy have also been calculated and we show that n-MOSFET performs better in comparison to the p-MOSFET, though both the devices meet the ITRS projected limits. Our study therefore suggests that Germanane FETs possess benefits for high-performance device applications even in the sub-deca nm regime.

REFERENCES

- [1] B. Radisavljevic, M. B. Whitwick, and A. Kis, "Integrated circuits and logic operations based on single-layer MoS_2 ," ACS nano, vol. 5, no. 12, pp. 9934–8, Dec. 2011.
- [2] H. Fang, S. Chuang, T. C. Chang, K. Takei, T. Takahashi, and A. Javey, "High-performance single layered WSe_2 p-FETs with chemically doped contacts," Nano Lett., vol. 12, no. 7, pp. 3788–3792, Jun. 2012.
- [3] L. Liu, S. Bala Kumar, Y. Ouyang, and J. Guo, "Performance limits of monolayer transition metal dichalcogenide transistors," IEEE Trans. Elec. Dev., vol. 58, no. 9, pp. 3042–3047, Sep. 2011.
- [4] R. K. Ghosh and S. Mahapatra, "Monolayer transition metal dichalcogenide channel based tunnel transistor," IEEE J. Elec. Dev. Soc., vol. 1, no. 10, pp. 175–180, Oct. 2013.
- [5] Likai Li, Yijun Yu, Guo Jun Ye, Qingqin Ge, Xuedong Ou, Hua Wu, Donglai Feng, Xian Hui Chen and Yuanbo Zhang, "Black Phosphorus Field Effect Transistors," Nature Nanotech., vol. 9, no. 5, pp. 372–377, May. 2014.
- [6] Han Liu, Adam T. Neal, Zhen Zhu, Zhe Luo, Xianfen Xu, David Tomnek, Peide D. Ye, "Phosphorene: An Unexplored 2D Semiconductor with a High Hole Mobility," ACS Nano., vol. 8, no. 4, pp. 4033–4041, March 2014.
- [7] D. Golberg et al., "Boron nitride nanotubes and nanosheets," ACS Nano, vol. 4, no. 6, pp. 2979–2993, May 2010.
- [8] K. S. Novoselov et al., "Two-dimensional atomic crystals," PNAS, vol. 102, no. 30, pp. 10451–10453, Jul. 2005.
- [9] KJ Koski, Y Cui, "The new skinny in two-dimensional nanomaterials," ACS Nano, vol. 7, no. 5, pp 3739–3743, May 2013.
- [10] Zakaria Y. Al Balushi et. al "Two-dimensional gallium nitride realized via graphene encapsulation," Nature Materials, vol. 15, pp. 1166–1171, August 2016.
- [11] L. C. Lew Yan Voon, E. Sandberg, R. S. Aga, and A. A. Farajian, "Hydrogen compounds of group-IV nanosheets," Appl. Phys. Lett., vol. 97, no. 16, September 2010.
- [12] Joelson C. Garcia, Denille B. de Lima, Lucy V. C. Assali, and Joo F. Justo, "Group IV Graphene- and Graphane-Like Nanosheets," J. Phys. Chem. C, vol. 115, no. 27, pp 13242–13246, June 2011.
- [13] O. Pulci, P. Gori, M. Marsili, V. Garbuio, R. Del Sole, and F. Bechstedt, "Strong excitons in novel two-dimensional crystals: Silicene and Germanene," Europhysics Lett., vol. 98, no. 3, May 2012.
- [14] E. Bianco, S. Butler, S. Jiang, O. D. Restrepo, W. Windl, and J. E. Goldberger, "Stability and exfoliation of Germanene: A germanium graphane analogue," ACS Nano, vol. 7, no. 5, pp. 4414–4421, Mar. 2013
- [15] Walid Amamou et al., "Large area epitaxial germanene for electronic devices," 2D Materials, vol. 2, no. 3, August, 2015
- [16] B. N. Madhushanka et al., "Electronic properties of germanene field-effect transistors," 2D Materials, vol. 4, no. 2, February, 2017.
- [17] Nanda Gopal Sahoo et al., "Schottky diodes from 2D germanene," Appl. Phys. Lett., vol. 97, no. 16, September 2010
- [18] Ram Krishna Ghosh, Madhuchhanda Brahma and Santanu Mahapatra, "Germanene: A Low Effective Mass and High Bandgap 2-D Channel Material for Future FETs," IEEE Trans. Elec. Dev., vol. 61, no. 7, pp. 2309–2315, June 2014
- [19] Low Kain Lu et al., "Ballistic Transport Performance of Silicene and Germanene Transistors," IEEE J. Elec. Dev. Soc., vol. 61, no. 5, pp. 1590–1598, April 2014.
- [20] Abdul Aziz AlMutairi et al., "Performance Limit Projection of Germanene Field-Effect Transistors," IEEE Elec. Dev. Lett., vol. 38, no. 5, pp. 673–676, May 2017.
- [21] International Technology Roadmap for Semiconductors. [Online]. Available: <http://www.itrs.net/2013-itsr.html>
- [22] IV Tokatly, "Orbital momentum Hall effect in p-doped graphane," Phys. Rev. B, vol. 82, no. 16, October 2010.
- [23] Raseong Kim, Uygar E. Avci and Ian Young, "Source/drain doping effects and performance analysis of ballistic III-V n-MOSFETs," IEEE J. Elec. Dev. Soc., vol. 3, no. 1, pp. 37–43, October 2014.
- [24] Supriyo Datta, "Quantum transport: atom to transistor," Cambridge University Press, 2005.
- [25] J. Guo, "Carbon nanotube electronics: Modeling, physics, and applications," Ph.D. dissertation, Dept. Elect. Eng., Purdue Univ., West Lafayette, IN, USA, 2004.
- [26] R. Lake, G. Klimeck, R. Bowen, D. Jovanovic, "Single and multiband modeling of quantum electron transport through layered semiconductor devices," J. Appl. Phys., vol. 81, no. 12, pp. 7845–7869, February 1997.
- [27] M. P. Anantram, Mark S. Lundstrom, and Dmitri E. Nikonov, "Modeling of Nanoscale Devices," Proceedings of the IEEE, vol. 96, no. 9, pp. 1511–1550, Sept. 2008.
- [28] MATLAB version 9.1.0.441655 (R2016b), September 7, 2016.
- [29] Zhengping Jiang, "Quantum transport in RTD and atomistic modeling of nanostructures," Masters dissertation, Dept. Elect. Eng., Purdue Univ., West Lafayette, IN, USA, 2011.
- [30] S. O. Koswatta, M. S. Lundstrom, and D. E. Nikonov, "Performance comparison between p-i-n tunneling transistors and conventional MOS-FETs," IEEE Trans. Elec. Dev., vol. 56, no. 3, pp. 456–465, March 2009.
- [31] D. Logoteta, G. Fiori and G. Iannaccone, "Graphene-based lateral heterostructure transistors exhibit better intrinsic performance than graphene-based vertical transistors as post-CMOS devices," Scientific reports, vol. 4, October 2014.
- [32] K. Majumdar, C. Hobbs, and Paul D. Kirsch, "Benchmarking Transition Metal Dichalcogenide MOSFET in the Ultimate Physical Scaling Limit," IEEE Elec. Dev. Lett., vol. 35, no. 3, pp. 402–404, March 2014.
- [33] Fei Liu, Yijiao Wang, Xiaoyan Liu, Jian Wang, and Hong Guo, "Ballistic transport in monolayer black phosphorus transistors," IEEE Trans. Elec. Dev., vol. 61, no. 11, pp. 3871–3876, November 2014.
- [34] Leitao Liu, Yang Lu, and Jing Guo, "On Monolayer MoS_2 Field-Effect Transistors at the Scaling Limit," IEEE Trans. Elec. Dev., vol. 60, no. 12, pp. 4133–4139, December 2013.