J. Torrejon, M. Riou, F. A. Araujo, S. Tsunegi, G. Khalsa et al., Neuromorphic computing with nanoscale spintronic oscillators, Nature, vol.547, issue.7664, p.428, 2017.

G. Causapruno, F. Riente, G. Turvani, M. Vacca, M. R. Roch et al., Reconfigurable systolic array: from architecture to physical design for NML, IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol.24, issue.11, pp.3208-3217, 2016.

S. A. -r.-ahmadi-mehr, M. Tohidian, and R. B. Staszewski, Analysis and design of a multi-core oscillator for ultra-low phase noise, IEEE Trans. on Circuits and Systems I: Regular Papers, vol.63, issue.4, pp.529-539, 2016.

E. Gantsog, A. B. Apsel, and F. Lane, A quantized pulse coupled oscillator for slow clocking of peer-to-peer networks, 2015 IEEE Int. Symposium on Circuits and Systems (ISCAS), pp.1314-1317, 2015.

E. Koskin, D. Galayko, and E. Blokhina, A concept of synchronous ADPLL networks in application to small-scale antenna arrays, IEEE Access, vol.6, pp.18-723, 2018.

E. Zianbetov, D. Galayko, F. Anceau, M. Javidan, C. Shan et al., Distributed clock generator for synchronous SoC using ADPLL network, IEEE Custom Integrated Circuits Conference (CICC), pp.1-4, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01053768

R. Islam and M. R. Guthaus, HCDN: Hybrid-mode clock distribution networks, IEEE Trans. on Circuits and Systems I: Regular Papers, vol.66, issue.1, pp.251-262, 2019.

Z. Bai, X. Zhou, R. D. Mason, and G. Allan, Low-phase noise clock distribution network using rotary traveling-wave oscillators and built-in self-test phase tuning technique, IEEE Trans. on Circuits and Systems II: Express Briefs, vol.62, issue.1, pp.41-45, 2014.

L. Xiu, Clock technology: The next frontier, IEEE Circuits and Systems Magazine, vol.17, issue.2, pp.27-46, 2017.

P. E. Ross, Why CPU frequency stalled, IEEE Spectrum, vol.45, issue.4, pp.72-72, 2008.

V. Gutnik and A. Chandrakasan, Active GHz clock network using distributed PLLs, IEEE Journal of Solid-State Circuit, vol.35, issue.11, pp.1553-1560, 2000.

F. Mahony, 10 GHz clock distribution using coupled standing-wave oscillators, 2003.

Y. Take, N. Miura, H. Ishikuro, and T. Kuroda, 3D clock distribution using vertically/horizontally-coupled resonators, IEEE Int. Solid-State Circuits Conference, pp.258-259, 2013.

M. Javidan, E. Zianbetov, F. Anceau, D. Galayko, A. Korniienko et al., All-digital PLL array provides reliable distributed clock for SOCs, Circuits and Systems (ISCAS), pp.2589-2592, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00655799

J. Tierno, A. Rylyakov, and D. Friedman, A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI, IEEE Journal of Solid-State Circuits, vol.43, issue.1, pp.42-51, 2008.

G. Pratt and J. Nguyen, Distributed synchronous clocking, IEEE Trans. on Parallel and Distributed Systems, vol.6, issue.3, pp.314-328, 1995.

C. Shan, D. Galayko, F. Anceau, and E. Zianbetov, A reconfigurable distributed architecture for clock generation in large many-core SoC, Int. Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), pp.1-8, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01053765

J. N. Akré, J. Juillard, D. Galayko, and E. Colinet, Synchronization analysis of networks of self-sampled all-digital phase-locked loops, IEEE Trans. on, vol.59, issue.4, pp.708-720, 2012.

A. Korniienko, G. Scorletti, E. Colinet, E. Blanco, J. Juillard et al., Control law synthesis for distributed multi-agent systems: Application to active clock distribution networks, Proceedings of the American Control Conference, pp.4691-4696, 2011.
URL : https://hal.archives-ouvertes.fr/hal-01181176

E. Koskin, E. Blokhina, C. Shan, E. Zianbetov, O. Feely et al., Discrete-time modelling and experimental validation of an all-digital PLL for clock-generating networks, IEEE Int. New Circuits and Systems Conference (NEWCAS), pp.1-4, 2016.

E. Koskin, D. Galayko, and E. Blokhina, Averaging techniques for the analysis of event driven models of All Digital PLLs, IEEE Int. Symposium on Circuits and Systems (ISCAS), pp.1-5, 2018.

V. F. Pavlidis, I. Savidis, and E. Friedman, Clock distribution networks for 3-D integrated circuits, IEEE Custom Integrated Circuits Conference (CICC), pp.651-654, 2008.