,
,
Artisan studio, www.artisansoftwaretools.com/products/artisanstudio ,
, Coware Virtual Platforms www.coware.com
, Members of the SystemC Verification Working Group. SystemC Verification Standard Specification Version 1.0e, www.systemc.org, 2003.
A mapping framework for guided design space exploration of heterogeneous mp-socs, Design, Automation and Test in Europe, 2008. DATE '08, pp.780-783, 2008. ,
A codesign approach for embedded system modeling and code generation with uml and marte, Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE '09, pp.226-231, 2009. ,
URL : https://hal.archives-ouvertes.fr/hal-00369036
Towards efficient design space exploration of heterogeneous embedded media systems, Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation, pp.57-73 ,
A systematic approach to exploring embedded system architectures at multiple abstraction levels. Computers, IEEE Transactions on, vol.55, issue.2, pp.99-112, 2006. ,
System level performance analysis -the symta/s approach. Computers and Digital Techniques, IEE Proceedings, vol.152, issue.2, pp.148-166, 2005. ,
, Superstructure Specification, 2003.
A methodology for architecture explorationof heterogeneous signal processing systems, Signal Processing Systems, pp.181-190, 1999. ,
TURTLE: A Real-Time UML Profile Supported by a Formal Validation Toolkit, volume, IEEE transactions on Software Engineering, vol.30, pp.473-487, 2004. ,
TTool for DIPLODOCUS: An Environment for Design Space Exploration, Proceedings of the 8th Annual International Conference on New Technologies of Distributed Systems (NOTERE'2008), 2008. ,
A general framework for analysing system properties in platform-based embedded system designs, Design, Automation and Test in Europe Conference and Exhibition, pp.190-195, 2003. ,
A framework for modular analysis and exploration of heterogeneous embedded systems, Real-Time Syst, vol.33, issue.1-3, pp.101-137, 2006. ,
Performance evaluationof uml2-modeled embedded streaming applications with system-level simulation, EURASIP Journal on Embedded Systems, 2009. ,
A codesign approach for embedded system modeling and code generation with uml and marte, Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE '09, pp.226-231, 2009. ,
URL : https://hal.archives-ouvertes.fr/hal-00369036
Pacalet Formal Systemlevel Design Space Exploration, Pro-ceedings of the 10th Annual International Conference on New Technologies of Distributed Systems (NOTERE'2010), 2010. ,
A methodology for architecture exploration of heterogeneous signal processing systems, Signal Processing Systems, pp.181-190, 1999. ,