An Interactive System Level Simulation Environment for Systems- on-Chip

Abstract : This article presents an interactive simulation environment for high level models intended for Design Space Exploration of Systems-On-Chip. The existing open source development environment TTool supports the MARTE compliant UML profile DIPLODOCUS and enables the designer to create, simulate and formally verify models. The goal is to obtain first performance estimations of the system intended for design while minimizing the modeling effort. The contribution outlined in this paper is an additional module providing means for controlling the simulation in real time by performing step wise execution, saving and restoring simulation states as well as animating UML models of the system. Moreover the paper elaborates on the integration of these new features into the existing framework consisting of a simulation engine on the one hand and a graphical user interface on the other hand.
Document type :
Conference papers
Complete list of metadatas

Cited literature [20 references]  Display  Hide  Download
Contributor : Axelle Pagnier <>
Submitted on : Tuesday, August 6, 2019 - 8:24:12 PM
Last modification on : Thursday, August 8, 2019 - 1:22:19 AM


Files produced by the author(s)


  • HAL Id : hal-02264383, version 1


Daniel Knorreck, Ludovic Apvrille, Renaud Pacalet. An Interactive System Level Simulation Environment for Systems- on-Chip. ERTS2 2010, Embedded Real Time Software & Systems, May 2010, Toulouse, France. ⟨hal-02264383⟩



Record views


Files downloads