Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder
Résumé
This paper proposes a novel on-chip interconnection network adapted to a flexible multiprocessor LDPC decoder based on the de Bruijn network. The main characteristics of this network including its logarithmic diameter, scalable aggregate bandwidth, and optimized routing technique allow it to efficiently support the communication intensive nature of the application. We present a detailed hardware implementation of the routers and the network interfaces as well as the packet format and the routing algorithm. The latter is a parallelized version of the shortest path with deflection routing algorithm. In order to evaluate the performance of the proposed network, a generic RTL VHDL description has been developed and synthesized with CMOS STMicroelectronics 0.18 μm technology. The flexibility and the scalability of this onchip communication network enable it to be used for any kind of LDPC code.