Survey on hardware implementation of random number generators on FPGA: Theory and experimental analyses
Mohammed Bakiri, Christophe Guyeux, Jean Couchot, Abdelkrim Oudjida

To cite this version:
Mohammed Bakiri, Christophe Guyeux, Jean Couchot, Abdelkrim Oudjida. Survey on hardware implementation of random number generators on FPGA: Theory and experimental analyses. Computer Science Review, Elsevier, 2018, 27, pp.135 - 153. hal-02182827

HAL Id: hal-02182827
https://hal.archives-ouvertes.fr/hal-02182827
Submitted on 13 Jul 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Survey on Hardware Implementation of Random Number Generators on FPGA: Theory and Experimental Analyses

Mohammed Bakiri\textsuperscript{a,b,*}, Christophe Guyeux\textsuperscript{a}, Jean-François Couchot\textsuperscript{a}, Abdelkrim Kamel Oudjida\textsuperscript{b}

\textsuperscript{a}Femto-ST Institute, DISC Department, UMR 6174 CNRS, University of Bourgogne Franche-Comté, Belfort, 90010, France
\textsuperscript{b}Centre de Développement des Technologies Avancées, ASM/DMN Department, Cité 20 Aot 1956 Baba Hassen, B. P 17,16303, Alger, Algeria

Abstract

Random number generation refers to many applications such as simulation, numerical analysis, cryptography etc. Field Programmable Gate Array (FPGA) are reconfigurable hardware systems, which allow rapid prototyping. This research work is the first comprehensive survey on how random number generators are implemented on Field Programmable Gate Arrays (FPGAs). A rich and up-to-date list of generators specifically mapped to FPGA are presented with deep technical details on their definitions and implementations. A classification of these generators is presented, which encompasses linear and nonlinear (chaotic) pseudo and truly random number generators. A statistical comparison through standard batteries of tests, as well as implementation comparison based on speed and area performances, are finally presented.

Keywords: Random Number Generators, Field-Programmable Gate Array, Chaos, Physical security, Hardware Security, Applied Cryptography

\*Corresponding author

Email addresses: mbakiri@femto-st.fr (Mohammed Bakiri), cguyeux@femto-st.fr (Christophe Guyeux), couchot@femto-st.fr (Jean-François Couchot), a_oudjida@cdta.dz (Abdelkrim Kamel Oudjida)
1. Background and Motivation

Randomness is a common word used in many applications such as simulations, numerical analysis, computer programming, cryptography, decision making, sampling, etc. The general idea lying behind this generic word most of the times refers to sequences, distribution, or uniform outputs generated by a specific source of entropy. In other words, the probabilities to generate the same output are equal (50% to have “0” or “1”). If we take the security aspect, many cryptosystem algorithms rely on the generation of random numbers. These random numbers can serve for instance to produce large prime numbers which are at the origin of cipher key construction (for example, in the RSA algorithm, in Memory Encryption or Rabin signatures). Furthermore, when the generators satisfy some very stringent properties of security, the generated numbers can act as stream cyphers in symmetric cryptosystems like the one-time pad, proven cryptographically secure under some assumptions. Randomization techniques are especially critical since these keys are usually updated for each exchanged message. Even if an adversary has partial knowledge about the random generator, the behavior of this latter should remain unpredictable to preserve the overall security.

From a historical point of view, numerical tables and physical devices have provided the first sources of randomness designed for scientific applications. On the one hand, random numbers were extracted from numerical tables like census reports, mathematical tables (like logarithm or trigonometric tables, of integrals and of transcendental functions, etc.), telephone directories, and so on. On the other hand, random numbers were extracted also from some kind of mechanical or physical computation like the first machine of Kendall and Babington-Smith, Ferranti Mark 1 computer system that uses the resistance noise as a physical entropy to implement the random number instruction in the accumulator, the RAND Corporation machine based on an electronic roulette wheel, or ERNIE (Electronic Random Number Indicator Equipment), which was a famous random number machine based on the
noise of neon tubes and used in Monte Carlo simulations [16, 17].

These techniques cannot satisfy today’s needs of randomness due to their mechanical structure, size limitation when tables are used [11], and memory space. Furthermore, it may be of importance to afford to reproduce exactly the same “random sequence” given an initial condition (called a “seed”), for instance in numerical simulations that must be reproducible – but physical generation of randomness presented above does not allow such a reproducibility. With the evolution of technologies leading to computer machines, researchers start searching for low cost, efficient, and possibly reproducible Random Number Generators (RNGs). This search historically began with John von Neumann, who presented a generation way based on some computer arithmetic operations. Neumann generated numbers by extracting the middle digits from the square of the previously generated number and by repeating this operation again and again. This method called mid-square is periodic and terminates in a very short cycle. Therefore, periodicity and deterministic outputs that use an operator or arithmetic functions are the main difference with the earlier generators. They are known in literature as “pseudorandom” or “quasirandom” number generators (PRNGs), while circuits that use a physical source to produce randomness are called “true” random number generators (TRNGs).

In most cases a random number generator algorithm can be defined by a tuple \((S, f, g, U, x^0)\), in which \(S\) is the state space of the generator, \(U\) is the random output space, \(f: S \rightarrow S\) is the transition mapping function, \(g: S \rightarrow U\) is the output extractor function from a given state, and \(x^0\) is the seed [18], see Figure 1. The random output sequence is \(y^1, y^2, \ldots\), where each \(y^t \in U\) is generated by the two main steps described thereafter. The first step applies the transition function according to the recurrence \(x^{t+1} = f(x^t)\), where \(f\) is an algorithm in the PRNG case and a physical phenomenon in the TRNG one. Then, the second step consists in applying the function generator to the new internal state leading to the output \(x^t\), that is, \(y^t = g(x^t)\). The period of a PRNG is the minimum number of iterations needed to obtain twice a given output (a PRNG being deterministic, it always finishes to enter into a cycle).
As stated previously, the old hardware manner to build such RNGs was to use a mechanical machine or a physical phenomenon as entropy source, which can thus be based on noise [19], metastability (frequency instability [20]), semiconductor commercial or industrial component circuit (PLL [21], amplifier, inverter, . . . ), or a variation in the CMOS/MEMS process technologies (transistor). In spite of the quality of the generated randomness, most of these techniques are however, either slow processes (i.e., extracting noise from a component) or costly (e.g., extracting or measuring noise may require specific equipment like an oscilloscope). All these previous drawbacks are the motivation behind the development of hardware generators based on a software design. The latter consist of developing deterministic algorithms by targeting a specific hardware system, like a Field Programmable Gate Array (FPGA), before automatically deploying it on the hardware architecture by using ad hoc tools.

FPGA devices are reconfigurable hardware systems. They allow a rapid prototyping, i.e., explore a number of hardware solutions and select the best one in a shorter time. The design methodology on FPGA relies on the use of a High Description Language (i.e., Verilog, VHDL, or SystemC) and a synthesis tool. Because of this, FPGA has become popular platforms for implementing random generators or complete cryptographic schemes, due to the possibility to achieve high-speed and high-quality generation of random. The general architecture of a FPGA presented in Figure 2 is based on LCA (Logic Cell Array),

Figure 1: General architecture of a random number generator.
which is composed of three parts, namely: Configurable Logic Block (CLB) \cite{22}, Input Output Block (IOB), and interconnect switches. FPGA could additionally include more complex components like a Digital Signal Processing (DSP), a Random Access Memory (RAM), a Digital Clock Manager (DCM), or an Analog-Digital Converter (ADC/DAC). The nomination of the internal blocks depends on the FPGA vendors (Xilinx, Altera, Actel . . . ) even they have a similar functionality. The CLB structure is mainly based on Look-Up Tables (LUTs \cite{23}), additionally with a Flip-Flop and some multiplexers. A $K$-input LUT is a $2^K \times 1$-bit memory array based on a truth table of $K$-bits inputs. These later can executes any logic functions as XOR/ADD/SHIFT . . .

Different implementations of RNG on FPGA have diverse characteristics. First of all, does it provide true random or pseudorandom numbers? In the second reproducible case, which algorithm is implemented? The next characteristic is the way each block is deployed on the FPGA, namely by computing or in a hardware manner. For instance, for a polynomial division, there is a choice
between look-up table in software and a hardware shift register. Furthermore, the quality of the FPGA model that implements a random number generator can be evaluated according to many criteria. In a statistical perspective, the output has to be verified against some well-known test suite like the NIST [24], DieHARD [25], or TestU01 [26] ones. From the hardware perspective, one objective is to provide the highest frequency per randomly generated bit with less FPGA hardware resources (CLB, IOB, ...).

This article surveys a large set of selected hardware implementations of random number generators on FPGA. Both pseudorandom and true random generators are investigated, while linear and non-linear generators are discussed in the PRNG case. Each approach is explained in details, and a discussion on the choices of both implementations and generations are systematically given. Performance with respect to frequency, area size, weaknesses, and statistical evaluations are finally presented, when they are available.

The remainder of the article is as follows. Section 2 describes FPGA implementations of linear PRNGs, whereas the next section 3 focuses on non-linear ones. Each of these 2 sections ends by a short comparison regarding area resources and throughput frequency of the FPGA implementations. The true random ones are detailed in Section 4, while recalls regarding statistical batteries of tests and scores of some RNGs on FPGA are provided in Section 6. This article ends by a conclusion section, in which the review is summarized and future investigative directions are outlined.

2. Linear Pseudorandom Number Generators

This section and the next one are devoted to pseudorandom number generators on FPGA. Recall that the latter are defined by a tuple containing a recurrent equation of the form $x^{t+1} = f(x^t)$. This recurrence may be linear or not. The linear case is investigated in the current section, while the non-linear case is detailed in Section 3.

Linear PRNGs are a special case of linear recurrence modulo 2. They are
convenient for low power and high speed requirement but, due to the limitation of the shift register state (two possibilities: 0 and 1), the period of these generators is usually short. Because of this, many hardware optimizations are proposed to increase the period (they will be detailed thereafter). A linear PRNG of $w$ bits can be defined by the following Equations [27]:

$$x^{t+1} = A \times x^t \quad (a)$$

$$y^t = B \times x^t \quad (b)$$

$$r^t = \sum_{\ell=1}^{w} y^{t-1}_\ell 2^{-\ell} (c)$$

Indeed the first equation $(a)$ defines the function $f$, where $x^t = (x^t_0, \ldots, x^t_{k-1}) \in S = \mathbb{F}_2^k$ is the $k$-bit vector at step $t$ ($\mathbb{F}_2$ is the finite field of cardinality 2 and $S$ is the internal state space of the generator). The other equations $(b)$ and $(c)$ define the function $g$, where $y^t = (y^t_0, \ldots, y^t_{w-1}) \in U = \mathbb{F}_2^w$ is the $w$-bit output vector at step $t$, and $U$ is the state space of the output. Additionally, $A$ is a $k \times k$ transition matrix, $B$ is a $w \times k$ output transformation matrix, which produces the output bits which corresponds to the internal RNG state, and $r^t \in [0, 1]$ is the output at step $t$. All the elements of $A$ and of $B$ are in $\mathbb{F}_2$.

In the simplest case we have $w = k$ and $B$ is the identity matrix, which means that the state bits are directly used as random output bits. In case where $w < k$, the output are either propagating in another circuit, or multiple state bits are XORed together to produce each output bit, as in the case of Mersenne Twister [28]. These linear generators are covering Tausworthe or Linear Feedback Shift Register [29], polynomial Linear Congruential Generators [30], Generalized Feedback Shift Register (GFSR [31]), twisted GFSR [32], Mersenne Twister, linear cellular automaton, and combinations between them. More details will be presented regarding each of these generators in this survey.
2.1. Linear Congruential Generators

Linear Congruential Generators (LCGs) \([30]\) are founded on system of linear recurrence equations defined as:

\[
x^{t+1} = (ax^t + b) \mod 2^k,
\]

where \(a\) (the “multiplier”), \(b\) (the “increment”), s.t. \(0 \leq a, b \leq 2^{k-1}\) are parameters of the generator.

This latter is often called a *Multiplicative Congruential Generator* \([33]\) (MCG) if \(b = 0\), and *Mixed Linear Congruential Generator*, otherwise.

In \([34]\), two optimized LCGs are proposed, namely the *Ranq*1 and *Ran* \([35]\). *Ranq*1 is a MCG working modulo \(2^{64}\), while its seed is produced by a 64-bits right XORshift \([36]\). Let us first recall that the XORshift takes an input and iteratively executes an exclusive or (XOR) of the binary number with a bit shifted translation (left and right) of itself. The second one, the *Ran* generator, combines a LCG generator with two XORshifts, and the results are XORed by a *Multiply with Carry* (MWC) generator \([37]\). In MWC, the equation (2) is modified as follows: the constant \(b\) is replaced by the carry \(b^t\) which is defined by \(b^0\), the initial carry, is less than \(a\) and \(b^{t+1} = \lfloor \frac{ax^t + b^t}{2^{32}} \rfloor\).

Authors of \([34]\) optimized the implementation of the 64-bits constant coefficient multiplier \(a \times x^t\). However the 64-bit multiplication is problematic due to DSP macro limitations that support only 18-bit operations in Xilinx’s FPGA. This is why these authors proposed a pipeline of multiplier-adder architecture, which takes 5 cycles for *Ran* and 4 for *Ranq*1, while the output is the least significant 32 bits. Comparisons realized in their article showed that these two new optimized implementations have a lower cost in the area than other PRNGs like the Mersenne Twister \([28]\), which use memories or multiplier macros of the FPGA. But the authors were wrong when they assumed that the multiplication by a constant is similar to the multiplication by a variable. In the former (Oudjida et al \([38, 39, 40]\)), the multiplication is implemented in a multiplierless way, i.e., using only additions, subtractions, and left shifts.
Authors of [41] have presented a coupling of two Coupling Linear Congruential Generators (CLCG), further denoted as CLCG-1 and CLCG-2. Each one generates a separate output with different parameters described as follow:

\[
x_{1}^{t+1} = (a_1x_1^t + b_1) \mod 2^k \\
x_{2}^{t+1} = (a_2x_2^t + b_2) \mod 2^k \\
C_{1}^{t+1} = \begin{cases} 
1 & \text{if } x_{1}^{t+1} \geq x_{2}^{t+1} \\
0 & \text{otherwise.} 
\end{cases}
\]

(3)

\[
x_{3}^{t+1} = (a_3x_3^t + b_3) \mod 2^k \\
x_{4}^{t+1} = (a_4x_4^t + b_4) \mod 2^k \\
C_{2}^{t+1} = \begin{cases} 
1 & \text{if } x_{3}^{t+1} \geq x_{4}^{t+1} \\
0 & \text{otherwise.} 
\end{cases}
\]

(4)

The first CLCG-1 of [41] is characterized by \(\{x_{1}^{t+1}, x_{2}^{t+1}, C_{1}^{t+1}\}\) while the second CLCG-2 is defined with \(\{x_{3}^{t+1}, x_{4}^{t+1}, C_{2}^{t+1}\}\) (\(C_1^t\) and \(C_2^t\) are bit sequences).

CLCG-2 aims at selecting which bit must be taken from CLCG-1 as a final output \(y^t\): \(y^t = C_1^t\) if \(C_2^t = 0\), otherwise the bit \(C_1^t\) is ignored. For instance, the authors assume a simple format of the multipliers: \(a_1 = a_3 = 2^{\delta_1} + 1\) and \(a_2 = a_4 = 2^{\delta_2} + 1\), where \(1 < \delta_1, \delta_2 < k\). Indeed, the new format of \(x_{1}^{t+1}\) for CLCG-1 (and similarly for \(x_2, x_3,\) and \(x_4\)) is as follow:

\[
x_{1}^{t+1} = ((2^{\delta_1} \times x_1^t \mod 2^k) + x_1^t + b_1) \mod 2^k,
\]

(5)

where \(2^{\delta_1} \times x^t\) is the result of shifting \(x^t\) exactly \(\delta_1\) times to the left, and the modulation is computed as the \(k\) least significant bits of what is in parentheses.

However, a large value of \(k\) leads to a large latency. To solve this problem, an implementation of \(P\) stages of addition and comparison for the two CLCGs has been proposed in this article. It divides the \(k\)-bits numbers into \(P\)-pipeline parts, processes each \(k/P\)-bits part in a pipeline stage, and finally generates 1-bit of \(C_1\) and \(C_2\) simultaneously. Additionally, it takes the results of each stage and sends them to both the previous and the next stages, in order to produce the current and the next outputs.

2.2. Linear Feedback Shift Register generators

Linear Feedback Shift Register generators (LFSR) or Tausworth [29] are linear recurrent generators. An LFSR uses a sequence of shift registers to generate one bit per iteration. Each register is connected to its neighborhoods, the
binary value in each register is shifted at each iteration, while the last register produces the output (see Figure 3). A XOR is operated on some designed registers to build a feedback input to the first register, which is expressed by a characteristic polynomial. As depicted in Figure 3, two configurations are usually considered, namely the Galois and Fibonacci setups. The matrix $A$ of Eq. (1) is in this case:

$$
A = \begin{pmatrix} 0 & I_{k-1} \\ a_k & a_{k-1}, \ldots, a_1 \end{pmatrix}.
$$

The characteristic polynomial of the matrix $A$ is $x^{t+1} = a_1 x^t + \cdots + a_k x^{t-1-k}$. In the above equations, $a_1, \ldots, a_k$ represent the LFSR coefficients, each in $\mathbb{F}_2$. Accordingly, if any of these coefficients exists, it deploys a XOR operand on the output (remark that the matrix $B$ of Equation (1) is the identity matrix $I$).

Even though many FPGA implementations of such LFSRs can be found
In the literature, only few of them are really optimized for this architecture. In [42], the authors present two types of LFSRs. The first one, called *Shrinking Generator* (SG), it uses two LFSRs of 67 bits (LFSR-1 and LFSR-2). At each clock cycle, the SG directly takes the value of the output bit which is generated by the second LFSR-2 if the output bit from the first LFSR-1 is equal to 1; if not, both outputs are discarded. The second version, named *Alternating Step Generator* (ASG), considers a third LFSR-3 of 141 bits in addition of the two previous ones. This latter is used to control which output bit will be taken from the two first LFSRs of 131/137-bits. For comparison purposes, if \( T_1, T_2, \) and \( T_3 \) are the periods of LFSR-1, LFSR-2, and LFSR-3 respectively, let us note that the SG has a total period of \( T_{SG} = (2^{T_1} - 1) \times (2^{T_2} - 1) \) (length \( \simeq 64 \) bits), while it is \( T_{ASG} = 2^{T_1}(2^{T_2} - 1) \times (2^{T_3} - 1) \) for ASG (length \( \simeq 128 \) bits).

*LFSR based Accumulator Generator* proposed in [43] is a PRNG based on *Digital Sigma-Delta Modulator* [44] made from accumulator circuits. This latter is used to divide the frequency in a *Fractional-n Frequency Synthesizer* [45]. Authors of [43] propose a pipeline of \( N = 9 \) serial digital accumulators of \( w = 8 \) bits based FPGA as described in Figure 4. Each accumulator, which can produce \( M = 2^w \) possible values, is a self-recursive structure based on quantization error mapping function formalized in Eq. (8), where the accumulator’s feedback coefficients are time-varying, using another linear feedback shift register. The accumulator, which is presented in Equation (7), is parameterized by the input seed \( x^0 \), the accumulator sum \( p \), the carry output \( accu \), the quantization error \( e \), and the feedback coefficients \( c = 2^{-w} \) of the accumulators as outputs. The input of each \( n = 0, \ldots, (N-1) \) stage during the processing uses the quantization error \( e^{t-1} \) of the previous stage. Therefore, the PRNG gives a better uniform outputs by propagating the latter \( (e) \) at all stages following the Equation (7). The accumulator feedback coefficient \( c \) is implemented with another accumulator. The latter are multiplied by a binary variable \( d_w \in \{0,1\} \) of the LFSR to control the feedback depending on the period of LFSR. The final output
Figure 4: Block-level model of a w-bit digital accumulator PRNG comprising n stages

\[ y^t = e_{\text{out}} \] is the last generated \( e_{N-1}^t \) evaluated in Equation (8).

\[
p_{n+1} = \begin{cases} 
  x^0 + e_0^t + \text{accu}_0^t d_0^t, & n = 0 \\
  e_{n-1}^{t+1} + e_n^t + \text{accu}_{n+1}^t d_{w-1}^{t+1}, & 0 < n < N - 1 \\
  e_{n-1}^{t+1} + e_n^t, & n = N - 1 
\end{cases} \tag{7}
\]

\[
e_{n+1}^t = p_{n+1}^t \mod 2^w \text{ and accu}_n^t = \begin{cases} 
  1 & p_n^t \geq M \\
  0 & p_n^t < M 
\end{cases} \tag{8}
\]

2.3. Look-up Table Optimized Generators

Look-up Table (LUT) optimized generators use logic block as a digital component defined in a CLB provided by the FPGA vendors. It is used for implementing many function and operation generators for a hardware optimization purpose. A LUT consists of a block of RAM (Random Access Memory) implemented as a truth table that is indexed by the LUT inputs.

In [46, 47, 48], the authors present a series of LUT PRNGs based on \( \mathbb{F}_2 \) linear matrix recursive algorithms (see Figure 5). The main idea is to produce a maximum efficiency at area level. The authors associate either Flip-Flops (FF), Shift Registers (SR), or block of RAMs (RAM) with LUT to perform shift/multiplication operations in FPGA. However, creating long period se-
quences $T = 2^w$ with this method is a difficult task. To solve this problem, large optimized LUT based \{FF, SR, RAM\} pairs are investigated.

The first proposed PRNG is called LUT-OPT (LUT optimized, (a) in Figure 5). It maps each row of the recurrence matrix $A$ as a XOR gate using just LUT and FF. To generate $w$ bits per cycle requires $w$ LUT-FFs in a single LUT of $k$-bits during a period of $T = 2^w$ where $w = k$ (see Figure 5). Their estimations of the FPGA resources conclude that even if an application requires 64 bits for each cycle, their implementations necessarily use 512 LUT-FFs to produce a period of $2^{512} - 1$. The second one, the LUT-FIFO (b), is used to increase the period up to $T = 2^{(w+k*L)}$ without using the pair LUT-FF, which uses RAM block memory (dual-port RAM) of FPGA as $L \times k$ FIFO to store the recursive sequences. In this case, each new output bit is depending on one bit from the last iteration. They next propose a FIFO based shift-register SR (c) with a fixed length $L$ of 1-bit, to load the $w$-bit state in parallel instead of using dual-port RAM. They also propose a LUT-SR PRNG (d) that turns the use of LUT as a $k$-bit Shift-Register using “Xilinx SRL32”, with the length of each “SR” varying as follows: $1 < L_i < L$. The “Xilinx SRL32”, allows the cascading of any number up to 32-bit shift registers to create a shift register with any size needed.

2.4. Twisted Generalized Feedback Shift Register PRNG

Twisted Generalized Feedback Shift Register (TGFSR) proposed in [32] is an extension of Generalized Feedback Shift Register “GFSR” [31], which uses an array of shift registers to generate more than one bit for each state change. Therefore, a TGFSR is based on recurrence of $N$ sequences of words, $x^0, \ldots, x^{N-1}$, each containing $k$-bits and two parameters, namely a bitmask size $c$, such that $c \leq k - 1$ and a initial median position $m$ with $1 \leq m \leq N$.

TGFSR computes the $t + N$-th word ($t = 0, 1, \ldots$) by operating with three words: the first two words $x^t$ and $x^{t+1}$ with the median word $x^{t+m}$. More precisely (see Figure 6):

1. It computes the $c$ least significant bits (LSB) of $x^{t+1}$ and the $k - c$ most
Figure 5: LUT based shift-register and FIFO FPGA optimized PRNG: (a) maps each row of the recurrence matrix as a XOR gate using LUT-FF, (b) uses RAM block memory as \( k \times k \) FIFO to store the recursive sequences, (c) loads the state in FIFO based shift-register SR instead of BRAM, (d) cascading of any number of Xilinx SRL32 to create a \( k \)-bit SR

significant (MSB) ones of \( x_t \). These two vectors are obtained thanks to the two following bitmask vectors: \( S_c \) for \((0, \ldots, 0, 1, \ldots, 1)\) and \( S_{k-c} \) for \((1, \ldots, 1, 0, \ldots, 0)\).

2. These two vectors are further concatenated through \((x_t & S_{k-c}) \mid (x_{t+1} & S_c)\).

3. The result \( x'_t \) is then "multiplied" with a matrix \( A \), characterized with values \((a_0, a_1, \ldots, a_{w-1})\) as defined in Eq. (10).

4. The final results of the previous calculations are then XORed with the median word \( x_t^m \).

By putting \( c = 0 \), then the Equation (9) represents the TGFSR PRNG \[32\], conversely it is Mersenne Twister \[28\].

\[
x_t^{t+N} = x_t^{t+m} \oplus (((x_t & S_{k-c}) \mid (x_{t+1} & S_c)) \times A), \quad \text{where} \quad (9)
\]
Figure 6: Twisted Generalized Feedback Shift Register architecture: at each recurrence operation \( t \), it computes \( x^{t+N} \) thanks to the three words \( x^t, x^{t+1}, \) and \( x^{t+m} \) and generates the output with tempering function

\[
x' \times A = \begin{cases} 
  x' \gg 1 & \text{if } x'_0 = 0 \\
  (x' \gg 1) \oplus (a_0, a_1, \ldots, a_{w-1}) & \text{otherwise}
\end{cases} \tag{10}
\]

Consider \( c_1 \) and \( c_2 \) as given bitmasks and \( b_1, b_2, b_3, \) and \( b_4 \) are constant integer parameters. At iteration \( t \), TGFSR uses a tempering module to improve the equidistribution. This step, which is described a sequence of bitwise/shift computation is equivalent to a matrix product as formalized in Eq. (1)(b).

This one is defined in Equation (11) where \( c_1, c_2 \) (resp. \( b_1, b_2 \)) are tempering bitmasks (resp. bit shifts).

\[
z = x^{t+N} \oplus (x^{t+N} \gg b_1), \\
z = z \oplus ((z \ll b_2) \& c_1), \\
z = z \oplus ((z \ll b_3) \& c_2), \\
y^t = z \oplus (z \gg b_4). \tag{11}
\]

Mersenne Twister (MT) is proposed as a special case of TGFSR that has a long period of \( 2^{wN-c} - 1 \). To achieve this, the authors in [28] propose two MT
configurations:

• “MT11213” with a period of $2^{11213} - 1$ that has $w = 32$, $N = 351$, $m = 175$, $c = 19$, and $a = \text{0xE4BD75F}5$ as recurrence parameters, and $c_1 = \text{0x655E5280}$, $c_2 = \text{0xFFD58000}$, $b_1 = 11$, $b_2 = 7$, $b_3 = 15$, and $b_4 = 17$ for tempering ones.

• “MT19937”, which has a period of $2^{19937} - 1$, has $w = 32$, $N = 624$, $m = 397$, $c = 31$, and $a = \text{0x9908B0DF}$ as recurrence parameters, and $c_1 = \text{0x9D2C5680}$, $c_2 = \text{0xEFC60000}$, $b_1 = 11$, $b_2 = 7$, $b_3 = 15$, and $b_4 = 18$ for tempering ones.

Two FPGA implementations of Mersenne Twisters MT19937 and MT11213 are proposed in [34] for Monte Carlo applications in finance. The authors implement many Block RAM memory or namely “BRAM” for matrix multiplications: a single dual-port BRAM for MT11213 and two dual-port BRAM for MT19937. The RAM memory, configured in the read-before-write mode, operates like a feedback shift register. In this mode, the new inputs are stored in memory at appropriate write address, while the previous data are transferred to the output ports. This latter coming from BRAM are then processed following the Equation (6). The same approach has been proposed in [49] for MT19937 using 2 BRAM. Authors of [50], for their part, have implemented the MT11213 in three platforms for the sake of comparison, namely: FPGA, CPU, and GPU. Remark that, for testing the FPGA performances, initial and Tempering matrix parameters have been extracted from a PC software, due to the hardware cost consuming by the initialization stage of MT. However, both transformation and Tempering modules are executed in FPGA. In this case, two dual-port BRAMs are necessary for the other stages. This structure reduces the area compared to other MT implementations in FPGA, and the speed up is about $\approx 9 \times$ and $\approx 25 \times$ compared to GPU and CPU respectively.

In [51], the authors have proposed two parallel PRNG implementations with many levels of three different Mersenne Twisters: the MT19937-32bits, the MT19937-64bits, and the SIMD-oriented Fast Mersenne Twister SFMT19937 [52].
The first one is the Interleaved Parallelization (IP), that generates \( w \)-bits for each \( P \) memory block separately.

In the IP configuration, the \( N = 624 \)-words state vector is located across multiple memory banks of the same size. Each \( P \) memory bank has \( d \) input/output ports I/O of \( w \)-bits, while each I/O port generates \( v \)-bits per clock cycle every \( q \) read operation. Therefore, the number of clock cycle \( \tau \) required to generate a random number is equal to \( \tau = \frac{w \times (q + 1)}{v \times d} \). The second one is the Chunked Parallelization (CP), that uses the output bits of each RAM bank as the far recurrence input for the next RAM bank. Therefore, the \( N \)-words state vector is sequentially split into chunks across a number of banks of different size. Even though the IP version has a better throughput than the CP one, the latter uses lesser RAM blocks compared to the IP version (3 levels of CP use 2 BRAMs while IP uses 3).

Authors of [53] give more hardware details for the deployment of RAM memories. Their MT19937 implementation consists of a transform unit, a Temper Unit, a control unit “Crossbar” implemented using 7 multiplexers, a 3R/1W RAM, and an address unit for RAM access (3 read addresses and 1 address for writing). The main key of the latter is the implementation of 624 states of 32-bits register using BRAM memory of the FPGA (see Figure 7). Therefore, instead of fetching the 3 state vectors using 3 BRAM as in [51], two dual-port BRAMs of \( 312 \times 32 \)-bits can perform in each cycle 3 read operations and 1 write one. The \( R/W \) for the first BRAM operates with an even address, while the second \( R/W \) is in the odd address.

In [54], various degrees of parallelization of the MT19937 architecture (of degrees 2, 3, 4, and 6) implemented in [53] and used for Monte-Carlo based simulations are proposed. In this case, the configuration of BRAM is the key of the parallelism, where each degree corresponds to the number of BRAM that are used (4 degrees = 4 implemented RAMs). The authors use one \( 206 \times 32 \)-bit, two \( 207 \times 32 \)-bit dual-port BRAM, and four registers to provide state consistency for the given parallelized states for 3 degrees as an example. Here, all I/O ports of three BRAM are in read mode during initialization, while in the runtime just
one is in read mode (the others being in write mode).

Finally, a recent FPGA implementation of Mersenne Twisters is presented in [55]. The authors propose an alternative solution of the use of RAMs, which is named *Circular Buffer* (CB). It is implemented for MT19937 (see Figure 8). The solution is based on the fixed relationship between word indices. Words $x_j^t$, $x_{j+1}^t$, and $x_{j+m}^t$ written in the buffer are passed to the transform unit. At each iteration, the first word $x_j^t$ is clocked out of the buffer while new data $x_{j+1}^{t+1}$ is written to the free location. By this way, the linear recurrence and the buffer of registers can be considered as a circular buffer. The linear recurrence is carried out by some combinational logic between the input and the output of the buffer. Therefore, the architecture is simplified since no logic operation for the table indices is needed.

### 2.5. Cellular Automata based PRNGs

Cellular Automata (CA) is a discrete model, proposed by John von Neumann and Stan Ulam [56] as formal models of self-reproducing robots. The basic representation of one dimensional CA PRNG includes $N$ cells with an internal
state machine that can be a Boolean function rule and \( k = 1 \)-bit output as described in Equation \([12]\). The latter consider the function \( f : \{0, 1\}^N \rightarrow \{0, 1\} \) as the local transition rule, and the cells neighborhood size \( N \) is \( 2 \times rd + 1 \), where \( rd \) is the radius that represents the standard 1-D cellular neighborhood. Therefore, at each iteration \( t \), the CA structure can hold and update the internal state for each cell, depending on the local rules and the states \( x^t \in \{0, 1\} \) of their neighborhoods \( j \) (\( j = 1, \ldots, N \)). There are \( 2^N \) \((rd = 1 \text{ and } N = 3)\) states for a single CA producing \( 256 \) \((2^8)\) possible rules classed by the Wolfram code \([57]\).

\[
x^{t+1}_j = f(x^t_{j-rd}, x^t_{j-rd+1}, \ldots, x^t_{j+rd})
\]

As an example, let us consider that \( N = 3 \), which leads to \( x^{t+1}_j = f(x^t_{j-1}, x^t_j, x^t_{j+1}) \). The 184 rule updates the middle bit \( x^t_j \) and then left shifts the input in the next iteration \( t \) as follows: \( f(111) = 1, f(110) = 0, f(101) = 1, f(100) = 1, f(011) = 0, f(010) = 0, f(001) = 0, f(000) = 0 \) (i.e. \( 11101011 \rightarrow 1010111 \)).

**Hybrid CA generator** (HCA) is defined with more than one rule and can be integrated as a state transition machine of \( 2^N/2 \) cycles between \( 2^N \) rules. Each transition cycle has a \( 2 \times 2^N \) length cycle. Two hybrid CAs are proposed in \([58]\) as part of an encryption system. The first one is a PRNG of single state
transition using rules 90, defined by $f(x^t_1, x^t_2, x^t_3) = x^t_1 \oplus x^t_3$, and 150, defined
by $f(x^t_1, x^t_2, x^t_3) = x^t_1 \oplus x^t_2 \oplus x^t_3$ to generate an encrypting real-time key stream.

The second one is a block cipher of two state transitions, each having 8 cycles
length with 51/153/195 rules. The aim of this application is to use the first
HCA to select the transition sequences between rules used by each cell of the
second HCA in the block cipher. The FPGA implementation of each CA is done
with a logic combinational circuit (LCC) to define the rules. Then it uses LCG
to control the loading operation of the CA and stores the data into a D flip-flop.

Authors of [59], for their part, create an automatic software tool to generate
the RTL code of any HCA configuration. Finally, in [60], authors increase the
ratio of frequency/area and the security of their previous PRNG [59] by using
a chain of HCAs instead of a single one.

Mixed CA generator is proposed in [61], where the author mixes the outputs
of a 37-bits hybrid CA (rules 90 and 150) with a 43-bits LFSR to obtain a large
period. However, some drawbacks of this implementation are revealed during
statistical evaluation, which can be surpasses only if the two PRNGs are clocked
at different clock frequencies. This is why a new solution is presented in [62].

In this article, authors propose to XOR the last bit of HCA with the last bit
of LFSR to generate 1-bit per clock cycle. As a repercussion, they found that
the optimal combination for a PRNG of high quality is 16-bits for CA with a
37-bits LFSR.

Self-Programmable CA (SPA) was presented first as a new rules for CA
generator in [63]. The topological behavior of the generator proposed in [64] is
the use of a super-rule 90/156 to dynamically determine when the rules have
to change in each CA cell (see Figure 9). In practice, the input rules of each
neighbor cell are also a second CA which is executed in parallel with the main
cellular automata. Remark that, despite SPA gives a better throughput than
the LFSR/HCA combination PRNG [62], it fails to pass the statistical tests of
DIEhard battery.

Another cellular automata based PRNG is proposed in [65]. This latter
combines a CA with a Non-LFSR (NSFR) generator based on A2U2 stream

20
cipher design. Recall that the stream cipher A2U2 \[104\] was presented as a new key cryptographic generator of 56-bits for RFID tags application. It has a LFSR counter of 7-bits and two non-linear feedback shift registers (NFSRs, 17 and 9-bits). However, NFSR is known for its short period length. Hence, their main contribution is to associate a CA PRNG of 9-bits to increase the period of NFSR, both having feedback between them (which means that the seed of NFSR is provided by CA and vice versa). This approach improves resistance to various forms of cryptanalysis like correlation attacks and algebraic ones. For the sake of completeness, notice that the authors of \[107\] have proposed a different implementation concept of the usual rules in CA. In their proposal, the initial state configuration of CA and its length depend on the current date.

3. Non-Linear Pseudorandom Number Generators

3.1. Blum Blum Shub based PRNGs on FPGA

Blum Blum Shub generator (BBS) proposed in \[108\] is a non-linear and cryptographically secure PRNG based on the quadratic residue problem \(x^2 = q\)
mod $w$, where $q$ is the “quadratic residue”. It works as follows: consider $n = p \times q$, where $p$ and $q$ are prime numbers that are congruent to 3 mod 4. Let $x^0$ be an integer lower than $w$, which operates as a seed of the BBS generators. Consider now the recurrent sequence $x^{t+1} = (x^t)^2 \mod w$, and $j = \lfloor \log_2(\log_2(w)) \rfloor$, where $\lfloor x \rfloor$ is the integral part of $x$. Then, at iteration $t$, the BBS generator outputs the $j$ least significant bits of $x^t$.

Despite its cryptographic security, only a few FPGA implementations of BBS can be found in the literature. They are listed hereafter. In [69], the authors present an area comparison without any optimization between a 4-bits LFSR and a 16-bits BBS PRNG. Another proposal is provided in [70] for RFID tag applications. In this article, the authors present a FPGA implementation of BBS with $n$ ranging from 160 to 512-bits. They consider various modular multiplication algorithms to optimize the main BBS equation. The Montgomery [71] iterative approach exhibits the lowest cost area. In [72], the authors propose a hybrid RNG of an off-chip TRNG based on Ring Oscillator [71] and a BBS PRNG generator implemented in FPGA. The TRNG generates the first random clocked by a RC circuit used as a seed for BBS. Then, the BBS uses an ALU structure to implement the squaring and modulo operations.

3.2. Chaotic PRNG

Chaotic generators (CPRNGs) are non-linear generators of the form $x^0 \in \mathbb{R}$: $x^{t+1} = f(x^t)$, where $f$ is a chaotic map. They are attractive applications of the mathematical theory of chaos. Reasons explaining such an interest encompass their sensitivity to initial conditions, their unpredictability, and their ability of reciprocal synchronization [73]. From a cryptographer point of view, these chaotic PRNGs have major drawbacks often reported [74].

Chaotic Mapping PRNG are based on a polynomial mapping that uses a non-linear dynamic transformation, which is a quadratic mapping. Most of these generators are based on the Logistic Chaotic Map called also “LCG” map [75], defined as follows: $x^{t+1} = \alpha \times x^t(1 - x^t)$, where $0 < x^{t+1} < 1$ and $\alpha$ is the biotic potential ($3.57 < \alpha < 4.0$). The logistic map is mainly depending on the
parameter $\alpha$: its chaotic behavior is lost when $\alpha$ is out of the range provided above. Moreover, if $\alpha > 4$ and for almost all initial values, the outputs diverge and leave the interval $[0,1]$. The second most frequently used function is the Hénon chaotic map \[76\], which takes a point $(x_t, y_t)$ within the plan square unit and maps it into a new point $(x_{t+1}, y_{t+1})$. This map is defined by these equations: $x_{t+1} = 1 + y_t - a(x_t)^2$ and $y_{t+1} = bx_t$, where $a$ and $b$ are called canonical parameters.

In \[77\], the authors have used fixed point representation \[78\] to implement the logistic map using Matlab DSP System Toolbox software. Fixed-point format is an approximation of real numbers, with much less precision and dynamic range than the floating-point format. Nevertheless, it has the merit of being very efficient in high-speed and low-power applications. This unit requires less power and cost to manipulate such kind of numbers than usual floating-point circuitry. They generate many designs with different lengths from 16 to 64 bits, where the resources are depending on the precision (24 to 53 bits). The multiplication is implemented with DSP blocks of FPGA that perform 18x25 bits multiplications, while the multiplication by a constant $\alpha$ is a simple series of add and left-shift operations.

Authors of \[79\] compare the implementation of logistic map with the Hénon one. Unlike the logistic map, the 64 bits multiplication in Hénon \[76\] map cannot be implemented with a left shift operation, which leads to the use of DSPs blocks of the FPGA for all multiplications needed to implement $\alpha x^2$. Two optimized versions of PRNGs based on chaotic logistic map are proposed in \[80\], which aim to reduce resources and increase frequency, unlike in \[77, 79\]. The first one is based on LUT and DSP blocks of the FPGA. The second one rewrites the logistic map equation as follows: $x_{t+1} = \alpha x_t - \alpha (x_t)^2$. The objective of these two PRNGs is to pipeline the multiplication operations and synchronize them while adding some delays into each stage, in order to ensure a parallel execution of sequences. The outputs are generated for each 8-16 clock cycles and in each cycle a new seed is inserted.

In \[81\], the authors vary the biotic potential $\alpha$ and observe the divergence
of random for almost all initial values. Accordingly, they propose a range of the form $[\alpha, 1 - \alpha]$, where the biotic potential is $\alpha < 0.5$. Another way to select the parameter $\alpha$ is presented in [S2]. They propose a couple of two logistic map PRNGs, each having different seed and parameter ($x^0$, $\alpha_1$ and $y^0$, $\alpha_2$ respectively), where both generates pseudorandom numbers synchronously. The main idea is to recycle the pseudorandom number generated by the first chaotic map, namely $x^{t+1}$, as the biotic potential $\alpha_2$ for the second one ($y^{t+1}$) when either $3.57 < x^{t+1} < 4$ is satisfied or the sequence output is divergent. Another coupling chaotic map is presented in [S3]. In this work, the former is based on the Hénon map and the latter is an 1-dimension logistic map. The former is used to generate a random sequence, and the latter controls a multiplexer to choose the output of the first one according to the value generated by the logistic map. The output of the logistic map generator is then decomposed in 32 bits; the first most significant bit is XORed with its neighbor bit. The result is then XORed again with the next bit until reaching the least significant one.

Finally, in [S4] four different chaotic maps are implemented in FPGA, namely, the so-called Bernoulli, Chebychev [S5], Tent, and Cubic chaotic maps. The implementation is done with and without FPGA’s DSP blocks for the multiplication operations. The results show that the Bernoulli chaotic map gives a higher ratio of area/power compared to the other chaotic generators.

Spatiotemporal Chaotic PRNG is a temporally chaotic system which is an extension of chaotic maps. It is also spatially chaotic (many mathematical models can be used to represent this type of generator). For instance, in [S6] the authors present a spatiotemporal chaotic PRNG , which is based on a coupled chaotic map lattices defined as

$$x_{i}^{t+1} = (1 - \epsilon)f(x_{i}^{t}) + \frac{\epsilon}{2}(f(x_{i-1}^{t}) + f(x_{i+1}^{t}))$$

(13)

In this equation, $t$ (resp. $i = 1, \ldots, k$) is a temporal (resp. a spatial) index of discrete lattice, $\epsilon$ is the couple parameter, and $f$ is a logistic map. They first deal with continuous domain digitizing of all operands to be suited for
hardware implementation. To achieve this, they consider a particular version of Equation (13) where $x$ ranges over $\{0, 1, \ldots, 2^k - 1\}$ and $f$ is a modified logistic map, $f(x) = \lfloor \frac{4x(2^k - x)}{2^k} \rfloor$ for a $k$-bits precision. Secondly, to avoid the finite precision chaotic map problem, they compute only the insignificant bit which is subject to be an output. Indeed, for each 25 clock cycles, only the $w = 16$ most insignificant bits of the random numbers would be used from each lattice and the computational precision $k = 32$.

Chaotic based Timing Reseeding (CTR) proposed first in [87] aim at removing the short period problem due to the quantization error from a nonlinear chaotic map PRNG. Instead of initializing the chaotic PRNG with a new seed, the seed can be selected by masking the current state $x^{t+1}$ at a specific time (see Figure 10). More precisely, the reseeding unit compares the two register states to check whether a fixed point has been reached. In this case $x^{t+1}$ is not streamed out. It is masked with a constant and the result is stored in the initial register state. Additionally, it increases the period each time the condition is true or the reseed period is reached (counter). This main concept of CTR was first implemented in FPGA [88], in which the Carry Lookahead Adder [89] has been used to optimise the critical path of the partial products of the multiplication operation. Unlike [88], authors of [90] present more hardware details for reducing multiplication operation resources. They also mix the output $x^{t+1}$ with an auxiliary generator $z^{t+1}$ to improve statistical tests. The mixer module is a $DX$ generator [91], whose output is as follows: $z^{t+1} = (z^t + (2^{28} + 2^{8})z^{t-7}) \mod (2^{31} - 1)$. Then, the authors add the MSB-bit of $x^{t+1}$ ($32^{th}$ bit) to the 31 LSB-bits of the final output $y^{t+1}[30 : 0] = x^{t+1}[30 : 0] \oplus z^{t+1}[30 : 0]$, which generates a full 32-bits output state and has a full period. Both uses Circular Left Shift [92] (CLS) and End-Around Carry Adder [93] (ECA) to optimize the multiplication operations. They finally suggest to choose a reseeding period that must be not only prime, but also not a multiple of the nonlinear chaotic map PRNG. The same approach has been used in [94] for plaintext encrypting/decrypting application system.

Differential Chaotic PRNG is a digitized implementation of a nonlinear
Figure 10: Chaotic based Timing Reseeding PRNG: masking the current state $x^{t+1}$ at a specific time (fixed point between the two register states is reached)

chaotic oscillator system in Rössler format [95]. It uses an approximated numerical solution to solve the dynamic system generalization of the Léonard hyperchaos. A basic representation of the dynamical system is proposed in [96, 97] Equation (Eq. (14)).

$$\begin{align*}
-\ddot{X} &= \dot{X} + B(\dot{X}) + X \\
B(\dot{X}) &= \begin{cases} 
\alpha_1, & \text{if } \dot{X} \geq 1 \\
\alpha_2, & \text{otherwise}
\end{cases} 
\end{align*}
$$

(14)

where, $\alpha_1, \alpha_2$ are integer values in the switch condition. The idea is to create a chaotic system with a unique equilibrium point at the origin. Indeed, to garanties a chaotic generation, $B$ value must switch between $\alpha_1 > 1$ and $\alpha_2 < 1$.

This latter can expand in more than one direction (i.e., Euler approximation where $Y = \dot{X}$ and $Z = \ddot{X}$) and generates a much more complex attractor compared to other chaotic systems.
The resolution of Equation (14) was the main study done in [98] (with other differential systems as the Chen [99] and Elwakil [96] ones). The authors deploy three different numerical methods for each system: $4^{th}$ order Runge-Kutta [100], mid-point [101], and Euler techniques [102]. Unlike the Euler techniques that only require one calculus per iteration, the mid-point provides more precise results but longer calculation paths. Additionally, the Runge-Kutta $4^{th}$-order have the longest calculation path but it has the most accurate numerical approximation. Obviously, Euler techniques show better results for implementation of differential chaotic methods in FPGA, with respects area and throughput perspectives.

More details regarding implementation and optimization of the multiplication by a constant in Equation (14) are provided in [103]. In this article, authors proposed to use the Euler approximation, as illustrated in Equations (15), where the oscillation margins are within a time interval $[h, \alpha_1]$ ($h$ is the Euler step).

$$X^{t+h} = X^t + hY^t, \text{ where } Y = \dot{X}$$

$$Y^{t+h} = Y^t + hZ^t, \text{ where } Z = \ddot{X}$$

$$Z^{t+h} = Z^t - h(Z^t + Y^tB(Y^t) + X^t)$$

(15)

Their optimization is based on transformation of the parameters $h = 2^{-a}$ and $\alpha_1 = 2^b$, $\alpha_2 = 0$ to simplify the multiplication to a simple shift operation ($a$ and $b$ are positive parameters). They use a Carry Lookahead Adder (CLA) [89] and a Carry Save Adder (CSA) [104] for the multiplication in the first two equations of (15), and a Carry Propagate Adder (CPA) [105] for the last one. Additionally, a post-processing is integrated for better results in statistical tests, which specifically discards the most significant bits. Authors of [79], for their part, have implemented the so-called Oscillator Frequency Dependent Negative Resistors (OFDNR) [97], which uses the same Euler approximation illustrated in Equations (15). However they have not detailed the resources they used for such multiplication on their FPGA (e.g., DSP, LUT, ...).

In [106] is presented a non-autonomous four-dimensional hyperchaotic PRNG
based on Rössler differential equations. In such a chaotic system some undesirable behaviors can appear. Thus, an advanced process-control is necessary in order to delay the occurrence of the hyperchaos. Therefore, the authors used Euler approximation and a control function of 256 bits Linear Feedback Shift Register (LFSR), whose outputs are multiplied by the appropriate coefficient of the control function. However, a post-processing of 256-bits based Fibonacci LFSR is used to remove the short-term predictability of hyperchaotic generator and to successfully undergo the statistical tests of NIST batteries. The post processing combines two loops of rotation and XOR feedback loops. The first one uses a fixed 1-bit static rotation to suppress the short-term predictability. The second one is based on a variable rotation controlled by a Fibonacci series of k-bits. The differential sensitivity problem is solved by changing any bit while the other bits is propagating during n-cycles.

Chaotic Iteration based PRNG (CI) has been proposed in [107, 108] to implement a new post processing with the same chaos theory defined by Devaney and Li-Yorke. Chaotic iterations are defined by an initial configuration $x^0$, a function $f$, and a sequence $S$ said to be a chaotic strategy. At the $t$-th iteration, only the $S^t$-th cell is iterated. Among many proposed versions, one of them has been implemented on FPGA using BBS and XORshift PRNGs as generators. The internal state $x$ is a vector of 16-bits, whereas two 64-bits XORshift generators are provided as entropy sources. The outputs are then spread into four 32-bits integers. Then for each integer, there are 16 (2-bits) components that can be found and every 12 of these components are used to update the states. Lastly, the 4 least significant bits (LSBs) of the output BBS generator decide if the state must be updated or not with the considered 13-bits block [109, 110].

Two new families have then been proposed, which are based on chaotic iterations [111, 112] (CIPRNG-XOR) on FPGA/ASIC on the one hand, and on the deletion of an Hamilton Cycle [113] on the other hand. This latter has to satisfy some balance properties: the associated Markov chain on the $n$-cube must be close enough to the uniform distribution. In these first studies, the minimum length of the chain between two uniform outputs is larger than

28
109 in \cite{114}, and it is equal to 9 in \cite{115}, for a Boolean function of 8 binary variables. The new version on FPGA proposes only one jump in the $n$-cube and a permutation, as sufficient condition to pass all statistical tests in NIST and TestU01.

4. True Random Number Generators

We focus now on FPGA implementations of truly random number generators (TRNGs). FPGA based TRNGs are physical generators that use various hardware components of FPGAs to produce random-like numbers in a faster way than using software. These TRNGs use, as entropy source, either the electronic noise of embedded components or some environmental sensors (temperature, noise, and so on). FPGAs are thus efficient and inexpensive random number generators. Various techniques and hardware optimizations have already been proposed in the literature, while FPGA components have been used in RNG context for optimization, mixing with external components, or as post-processors.

4.1. Phase-Locked Loop TRNGs

The Phase-Locked Loop (PLL) \cite{21} is a circuit derived from an external clock generator source like a quartz or a “Resistor Capacitor” circuit, which can be configured to produce a signal whose phase is associated to the phase of the input signal (see Figure 11a). This latter depends on the physical environment (power, temperature, or any other physical quantity), and it uses a jitter extraction technique as random stream, which is indeed a short-term variation of the clock propagation. Analog PLLs use the jitter caused by Voltage Controlled Oscillator (VCO) noise, while digital PLL \cite{116} generators extract their randomness from synchronous/asynchronous Flip-Flop components. The most common jitter measurements used by FPGA vendors are, namely, the period jitter and the cycle-to-cycle one. The first jitter is defined as the difference between the $n$-th clock period and the mean clock period, while cycle-to-cycle jitter consists of the difference between adjacent clock cycles in the collection of sampled clock periods.
The authors of [117] have proposed an analysis about extracting randomness from the jitter of a PLL implemented on an Altera FPGA. Their study is based on detecting the jitter by sampling the reference clock signal $T_{CLK}$ using a correlated signal $T_{CLJ}$ synthesized in the PLL, where $T_{CLJ} = T_{CLK} \times (K_M/K_D)$ with $K_M$ and $K_D$ as PLL multiplier and divider that must be prime number constants. According to [117], the maximum distance, further denoted as $\max(\Delta T_{min})$, between the two clocks $CLK$ and $CLJ$ must satisfy $\max(\Delta T_{min}) < \sigma_{jit}$ to be able to extract randomness. Indeed, according to the authors, in ideal environmental conditions, we have $\sigma_{jit} = 0$ (we do not have any jitter). In that situation, the sampled outputs are deterministic and can be represented by a series of a bitwise addition of $K_D$ input. According to these authors, the period in that situation is equal to $T_Q = K_D T_{CLK} = K_M T_{CLJ}$. Contrarily, in real case conditions, $\sigma_{jit}$ is necessarily negative, and so the output loses its deterministic character and becomes random. Indeed, the maximum distance $\max(\Delta T_{min})$ between the two clocks is dependent on the jitter distribution, while the outputs has a direct impact by this latter following the expression [117]:

$$x'(nT_{CLK}) = x\left((nT_{CLK}) - \sum_{j=0}^{i} J\tau_j\right),$$  \tag{16}$$

where $\tau$ is the jitter and $J$ is the value of the output influenced by the jitter. The
period is changed in \( \text{max}(\Delta T_{\text{min}}) = T_{\text{CLK}} \times GCD(2K_M, K_D)/(4K_M) \), where \( K_D \) is odd and \( \text{max}(\Delta T_{\text{min}}) \) is divided by 2.

This research work has been deepened in \[118\] by combining more than one PLL either in parallel or in series. By doing so and due to this combination, the sensitivity \( S \) to the jitter effect is significantly increased according to the formula:

\[
S = T_{\text{CLK}} \text{max}(\Delta T_{\text{min}}). \tag{17}
\]

As expected, the lowest sensitivity is achievable by using only one PLL. In that case, the number of random samples and their entropy are low, due to a low value of \( S \). To solve this problem, the authors add a second PLL, either in parallel or in a cascaded configuration, the objective being to increase the entropy without increasing too much the sensitivity.

Authors of \[119\] have tested the impact of “environmental” PLL conditions (encompassing its temperature, its bandwidth, \textit{etc.}) on the statistical quality of the produced output. They have deduced that a low bandwidth of PLL causes a higher number of critical samples, which decreases the output jitter, and consequently increases the tracking jitter. Finally, authors in \[120\] propose two configurations of PLL based TRNGs in embedded systems.

### 4.2. Ring Oscillator TRNGs

A Ring Oscillator (RO) is a series of an odd number of NOT gates, whose outputs states are balanced between two voltage levels, \textit{i.e.}, between bit 0 and bit 1. The NOT gates, or Inverter Ring Oscillators (IROs), are cascaded, while the output of the last inverter is fed back to the first inverter of that chain (see Figure \[12\]). In \[121,122\], the authors have proposed a TRNG based on two ring oscillators. This latter is rated by different clocks generated by an internal PLL implemented on FPGA. The authors have also extracted the jitter of the 2 ROs implemented in only one CLB slice.

Similarly, the authors of \[123\], have proposed an approach that combines ROs based on inverters with XOR gates. Their approach is close to the LFSR one, except that they use inverters, the latter being combined either using the
Figure 12: Inverters based ring oscillator

Fibonacci setup or the Galois one. The result also has an analog feedback to the input, where the feedback polynomial form is \( f(x^t) = \sum_{i=0}^{k} f_i x^{t+i} \), with \( f_0 = f_k = 1 \). However, the inverter does no reach a fixed state if \( f(x^t) = (1 + x^t)h(x^t) \) and the primitive polynomial is such that \( h(1) = 1 \). Authors have finally demonstrated their ability to extract a better stable state compared to classical RO TRNG, from which randomness can be produced.

4.3. Self-Timed Ring TRNG

Self-Timed Ring (STR) proposed in [124, 125, 126] is an alternative approach to generate clock jitter compared to the inverter RO based TRNG. The structure of STR consists of a micropipeline architecture [127], as described in Figure 13. In this latter, a ring of \( L \) stages can generate \( k \)-bits outputs, denoted by \( y^t \) (\( 0 \leq k \leq L - 1 \)), at each stage and with a propagation phase equal to \( \Delta \varphi = T/2L \). A stage consists of a Muller gate and an inverter. Therefore the jitter period in STRs, for each ring stage, can be considered as an independent entropy source compared to the propagation of one event all around the ring in IRO.

Two situations can occur. If the outputs of two successive stages are equal \( (y^t = y^{t+1}) \), then the clock jitter is propagated forward. Conversely, in case where \( y^t \neq y^{t-1} \), then the jitter is propagated backward. The final output sequence \( (y^t)_{1 \leq k \leq L-1} \) is extracted at each ring stage output using a Flip-Flop, and the result is combined according to the following XOR operation: \( \psi = y^1 \oplus y^2 \oplus \cdots \oplus y^{t+k-1} \).

4.4. Metastability TRNG

Metastability is a phenomenon that can occur when a signal is transferred between circuitry in unrelated or asynchronous clock domains. This short time
Figure 13: Self-Timed ring architecture: at each ring stage \( L \) (Muller gate and an inverter), the jitter is propagated forward if \( y^r = y^{r+1} \) or conversely backward, when the output is the XOR of each extracted jitter by a Flip-Flop phenomenon can cause system failures in digital devices.

Authors of [128] have presented a way to use such metastability phenomena as entropy sources generated by 5 IRO (Ring Oscillator based Inverters) stages. Their goal is to maintain metastability as long as possible, while extracting randomness from this entropy source. To achieve this objective, the authors have firstly implemented inverters as loop rings, and have used a clock generator controller module to switch the connectivity between the IRO stages following two modes, namely the metastability mode “MS” and the generation one, as described in Figure 14. By doing so, the output converges to the metastability level, and it stays a longer time in that state than when using a bi-stable circuit (Flip-Flop), causing thus a high entropy. Secondly, the authors wanted to estimate the robustness of the system after applying the sampling process in various environmental variation modes on FPGA. To achieve this second objective and for a higher quality output, they have added another stage to decrease the operation rate, by applying a Von-Neumann post-processing. Such a post-processing stage influences the loads of the last inverter (RC parasitic). Let us finally note that, operationally speaking, the end of the IRO was implemented in ASIC while the post-processing process was achieved by using a FPGA in order to test the global device.

Another metastability circuit used as a TRNG has been proposed in [129]. Authors of this article have proposed to use the Flip-Flop metastability when
there is a violation in setup/hold time (see Figure 15). The *setup time* \( ST \) is the amount of time a synchronous input of the Flip-Flop must be stable before the active edge of the clock. The *hold time* \( HT \) is the amount of time a synchronous input of the Flip-Flop must remain stable after this active edge of the clock (*c.f.* Figure 15). The violation occurs when the input data is between these two times. However, due to their short time (\( ST/HT \)), the output must converge rapidly to a stable state 0 or 1 if the input is stable during this two times. Their system is based on a closed-loop feedback mechanism for auto-adjustment on delay \( \Delta \), controlled by the Programmable Delay Lines (PDLs) stage based on a LUT, in order to avoid violation and maintain metastability.

The proposed system uses at-speed monitor to keep tracking the output bit probability and the Proportional-Integral (PI) controller, in order to decide to add or subtract the delay difference. As for the updated/corrected delay difference \( \Delta \), it is the difference between the bias/skew caused by the asymmetric routing \( \Delta_b \), with delay issued by environment changes (temperature, etc.), and
The delay $\Delta_f$ corresponds to the “corrected feedback delay difference” injected by PDL, according to the following formula:

$$\Delta = \Delta_p + \Delta_b - \Delta_f.$$  

(18)

Their method consist of tuning sampling and signal arrival times by setting $\Delta$ to 0, which leads to the metastability of the D-Flip-Flop.

An updated version of this TRNG has finally been proposed in [131]. Thanks to an analysis of probability, they reach some metastable states for a long period and prevents deterministic states. To do so, they have used an additional hardware resource as memory for storing the outputs, and a Hamming weight to calculate the history of the probability bits.

5. Experimental Results and Hardware Analysis

5.1. Methodology

Formally speaking, the space represents the allocation cost of most objects used in the algorithm (tables, indexes, loops, etc.). It can also be combination of many PRNG algorithms. In terms of FPGAs, the latter can be translated in memories, registers, and LUT resources, etc. These resources can be a single basic operation (like addition or subtraction, multiplication of variables or
constants), algebraic functions (division, modulo, etc.), or any other elementary function. The question raised in this section is thus: how much hardware resources are needed to provide pseudorandom numbers with a good statistical profile? And which algorithms outperform the other ones in terms of internal resources, while providing higher throughput?

Almost aforementioned (P)RNGs have been evaluated regarding their hardware performance according to three parameters: (1) the area, which is the result of \((LUT + FF) \times 8\), (2) the throughput being the frequency (clock-to-setup) multiplied by the RNG output length for one clock cycle, and (3) the ratio between throughput over area in Mega bits per area unit.

5.2. Hardware Comparison

Hardware implementation resources required by linear (P)RNGs, their throughput, and the rate area over throughput are presented in Figure 16 when non-linear ones are in Figure 17. Finally, the TRNGs are represented in Figure 18.

Let us start to discuss the results obtained with linear PRNGs, as illustrated in Figure 16. It appears clearly that the cellular automata has the lowest area, when compared to the other approaches. Such results can be explained by the need of a low amount of resources to store both the states and the rules in the cellular automata. Conversely, the TGFSR family deploys BRAM block memories to read 3 word and write the output in one cycle, whereas LFSR family uses more LUTs in order to parallelize the shifting process based on the polynomial equation. Another parameter is the use of black box as DSP and block memories. The latter optimize the logic operation as multiplication, support the floating point, store internal process in a multidimensional bloc, and finally read and write multiple states in parallel from the BRAM. These advantages, leading to the difficulty to compare such designs to other ones that do not have that, lead naturally to further area bloc consumption in the case of an ASIC implementation. As a consequence, we will consider that (P)RNGs without black boxes are better and more recommended for cryptographic applications.

In terms of area, the PRNGs based on cellular automata [62, 64, 67] have
the lowest resource occupation of FPGA, if we compare them to the other ones (see Figure 16a). By comparison, the PRNG based on LFSR \[41\] is 76 times larger. We can also remark that most TGFSR implementations do not consider the seed process, while its computing increases the area and decreases the throughput, during the load of 632 words sequentially in the block memories. The throughput, for its part, is completely related to both data path and width (dynamic range) of the design. Additionally, we must take under consideration the fact that most linear PRNGs are 32 bits ones, while the throughput increases with generators manipulating more than 64 bits. However, as stated previously, disabling DSPs and Block memories induces a decrease in the frequency and the throughput respectively. Figure 16b illustrates opposed results for the area, where the LFSR based LUT family has the largest throughput of 343 Gbps, while it is 5 Gbps for the Mersenne Twister. However, the latter are for 1,042 bits and 128 bits respectively, when for 32 bits, we have 128 Gbps for the LFSR-LUT \[48\].

Let us focus now on the Throughput/Area ratio (see Figure 16c). Here, the LUT and shift register based design \[48\] outperforms all the other linear PRNGs: the ratio is twice as efficient as the second best one \[54\], which is the Mersenne Twister based PRNG with parallel BRAM.

The performance of PRNGs belonging in the chaotic category are illustrated in Figure 17. The one that is based on the logistic map has the lowest area occupation. However, some differential chaotic PRNGs can be presented as good competitors, namely the chaotic iterations based PRNGs. Results obtained concerning area (Figure 17a) can be explained by the use of a basic operation (the shift one), and because the bionic coefficient $\alpha$ can be considered as a constant when implementing the logistic map. PRNGs based on chaotic iterations, for their part, need to embed linear PRNGs for their strategies: on the one hand, CIPRNG-XOR uses 3 PRNGs, while on the other hand ICGPRNG manipulates only one, but with a permutation function. Figure 17b illustrates the superiority of chaotic iterations family, in which the differential PRNG based Euler optimization \[103\], an optimized logistic map \[82\], and these PRNG based chaotic
iterations have the largest throughput in this category of chaotic generators. Regarding the Throughput/Area ratio in Figure the chaotic PRNG based on LCGM \cite{79} outperforms all the other linear PRNGs: the ratio is 4.1 times more efficient than the second best one \cite{107}, which is a chaotic iterations generator based on BBS and XORshift.

Finally, considering the TRNG analysis, only a throughput comparison is provided in Figure \cite{18}. Indeed, all the considered authors prefer not to discuss about area... which is so low when compared with PRNGs. Hence, even with this main advantage of optimized resources usage, the throughput is too low and it ranges from $Hz$ to just a few $kHz$. Compared to PRNGs, TRNGs are probably more secure, while PRNGs can be deployed as fast generators.

As a conclusion, linear PRNGs can play an important role for FPGA applications, due to their rapidity and parallel generation, if we compare them to other pseudorandom generators. Chaotic PRNGs, for their part, are more secure. They are non linear PRNGs and have low hardware resources compared to the linear ones. Finally, despite the low throughput generated by the TRNG, they are still consuming only a few logic while generating a real random output.

6. Statistical Test Analysis

Statistical tests are used to evaluate whether the output of a given RNG can be separated from a real random sequence obtained, for instance, by rolling a dice. Such tests are usually grouped in “Batteries”, like the FIPS \cite{132}, DieHARD \cite{25}, NIST SP800 – 22 \cite{133}, TestU01 \cite{26}, or AIS \cite{134} ones. In what follows, the content of these tests is recalled, for completeness purpose so as to make our article self-contained.

The National Institute of Standard and Technologies introduced their first test battery namely Federal Information Processing Standard (FIPS) 140-1 \cite{132} in 1994. These quick result tests have been further updated to the FIPS 140-2 \cite{135} version, which covers more complex test batteries (focused for instance on security level).
Figure 16: Linear PRNGs FPGA hardware analysis.
Figure 17: Non-linear PRNGs FPGA hardware analysis.
Meanwhile, the *DieHARD* battery has been proposed by George Marsaglia [25]. It contains 18 tests of randomness. It was designed to provide a better way of analysis in comparison to the previously released NIST tests. Unlike this latter, the $p$-values have now to belong to some fixed chosen interval $[\alpha, 1 - \alpha]$, with a signification level of $\alpha$ for 5% for instance. An example of these batteries are: “Birthday spacings”, “Overlapping permutations”, “Ranks of matrices”, “Monkey tests”, “Count the 1’s”, “Parking lot”, “Minimum distance”, “Random spheres”, “The squeeze”, “Overlapping sums”, “Runs”, and “The craps”.

The *AIS-31* battery [134] is a German standard to test and evaluate the security properties of truly random number generators. It uses 9 statistical tests for the evaluation of a TRNG. AIS can be divided in two categories: the first one consists of T0-T4, which are the same function of FIPS 140-1 [132]. These later are mostly used to test the outputs of a post-processing. T0 is the “disjointedness test”, which collects 65536 of 48-bit and verifies that two adjacent values must not be equal. T1 is the monobit test, T2 is the poker test, T3 is the run test, and T4 is the longest run test. As for T5, it is part, is the auto-correlation test, and T6 is a “uniform distribution test” including of 2 sub-tests. T7 is a “comparative test for multinomial distributions”, and finally T8 is an entropy test (Coron’s test).

In the other side, National Institute of Standard and Technologies introduces
a new test battery known as “NIST SP800 − 22” [133]. This one aims at testing the random profile of a given sequence using 15 tests. More precisely, it evaluates a long binary sequences generated by the RNG for the randomness and a higher security testing level than the FIPS 140-2. The tested sequences must have a fixed length $N$, where the parameter $N$ is such that $10^3 < N < 10^7$. Then, for each statistical test, a set of $s$ sequences is produced by the RNG under test, and $p$-values are obtained. They all need to be larger than $0.0001$ to reasonably consider the associated sequences as uniformly distributed and cryptographically secure according to NIST standards.

The TestU01 battery is now the most complete and stringent battery of tests for RNG [20]. It was initially developed by “Pierre L’Ecuyer” and was implemented in the ANSI C language with more than 516 tests grouped inside 7 big sub-batteries. This new battery of tests covers various classical tests already present in other batteries with new algorithms for performance and cryptographic tests.

6.1. Statistical results of FPGA based RNG

In Table [1] and [2], a number of generators are classified according to the battery test they have undergone. As it can be observed, the most stringent battery (Big crush) has only been applied twice in the literature, namely [107, 122]. Let us notice that most (P)RNGs pass the Diehard and NIST batteries, while only a few PRNGs have been tested using the FIPS that has been integrated latter inside the NIST. Considering the TestU01 one, only crush batteries are usually considered. All generators fail at least one test, with the exception of chaotic iterations generators that can pass the whole battery.

Authors in [111,112] investigate the related problem for linear PRNGs. They show too that usual chaotic PRNGs are not passing the BigCrush when they consider its non linearity. However, being linear does not lead to a high linear complexity, which is defined by the degree of their polynomial characteristic function. However, most random number generators are linear recursive, and so they fail in the so-called statistical Linear Complexity Test of TestU01 [26]. This
test characterizes the (P)RNGs by their longest LFSR model: non randomness is claimed when the model is too short. This model is estimated by using the well-known Berlekamp-Massey algorithm. It determines the shortest polynomial of a linearly recurrent finite output sequence in $\text{GF}_2$. Note that all the other generators fail too the linear complexity test, except for PCG32 and MRG32K3a: indeed, only PRNGs based on chaotic iterations are passing TestU01. Under this category, the authors propose too an extended internal space of 64 bits (CIPRNG-XOR) for 32 bits generators, when they increase the number of internal iterations to be uniformly distributed and to pass statistical tests.

Finally, TRNGs are hard to test with TestU01 (specially the BigCrush battery), as it needs $10^{38}$ random bits for a full test. Figure 18 shows a general throughput of the order of $Kbps$, which makes it difficult to collect the minimum amount of data needed in such tests. Under these conditions, only the TRNG of [122] based on ring oscillators has been proven to pass with success the BigCrush battery. Note finally that other batteries offer more flexibility and need a lower amount of bits for their embedded tests (namely, Diehard, NIST, and AIS), but they are less stringent and trustworthy than TestU01.

7. Conclusion

We have provided a widespread coverage of the current research in hardware implementation of random number generators on FPGA. We have first recalled well known “linear generators”, encompassing LCGs, LFSRs, look-up table optimised ones, twisted generalized feedback shift registers, and cellular automata. We next have deeply investigated the non-linear ones, based on Blum-Blum-Shub or on chaotic maps. Then a large review of the true random number generators for FPGA has been proposed, encompassing respectively the phase-locked loop, the ring oscillator, the self-timed ring, and the stability TRNG. For each type of RNG, a hardware analysis regarding area and throughput has been provided. A section about statistical tests has finally been proposed, contain-
Table 1: Statistical Tests Analysis: Diehard, FIPS, and NIST

<table>
<thead>
<tr>
<th>RNG</th>
<th>Diehard</th>
<th>FIPS</th>
<th>NIST</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRNG</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>137</td>
<td>86</td>
<td>138</td>
</tr>
<tr>
<td></td>
<td>46</td>
<td>41</td>
<td></td>
</tr>
<tr>
<td></td>
<td>72</td>
<td>43</td>
<td>72</td>
</tr>
<tr>
<td></td>
<td>54</td>
<td>103</td>
<td>108</td>
</tr>
<tr>
<td></td>
<td>53</td>
<td>106</td>
<td></td>
</tr>
<tr>
<td></td>
<td>51</td>
<td>67</td>
<td>60</td>
</tr>
<tr>
<td></td>
<td>34</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>62</td>
<td>86</td>
<td>106</td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>67</td>
<td>60</td>
</tr>
<tr>
<td></td>
<td>67</td>
<td>124</td>
<td>120</td>
</tr>
<tr>
<td></td>
<td>65</td>
<td>124</td>
<td>126</td>
</tr>
<tr>
<td>TRNG</td>
<td></td>
<td>119</td>
<td>117</td>
</tr>
<tr>
<td></td>
<td>122</td>
<td></td>
<td>118</td>
</tr>
<tr>
<td></td>
<td>124</td>
<td></td>
<td>121</td>
</tr>
<tr>
<td></td>
<td>121</td>
<td></td>
<td>120</td>
</tr>
<tr>
<td></td>
<td>Cherkaoui</td>
<td>128</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Cherkaoui</td>
<td>129</td>
<td>131</td>
</tr>
</tbody>
</table>

In the detail of state-of-the-art batteries of tests, and the test results of some generators reviewed in this article against these batteries.


Table 2: Statistical Tests Analysis: TestU01 Crush and BigCrush, AIS

<table>
<thead>
<tr>
<th>RNG</th>
<th>TestU01 Crush</th>
<th>TestU01 BigCrush</th>
<th>AIS</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRNG</td>
<td>137, 46, 47, 48, 51, 53, 139, 77</td>
<td>107, 111, 113</td>
<td>Cherkaoui 124, 126</td>
</tr>
<tr>
<td>TRNG</td>
<td>122</td>
<td></td>
<td>128</td>
</tr>
</tbody>
</table>


URL [http://books.google.dz/books?id=CZJTMwEACAAJ](http://books.google.dz/books?id=CZJTMwEACAAJ)


[59] I. Dogaru, R. Dogaru, Algebraic normal form for rapid prototyping of elementary hybrid cellular automata in fpga, in: Electrical and Electronics


URL [http://books.google.dz/books?id=h590cd_BagMC](http://books.google.dz/books?id=h590cd_BagMC)


[83] L. Merah, A. ALI-PACHA, N. H. SAID, Coupling two chaotic systems in order to increasing the security of a communication system-study and real time fpga implementation.


URL http://www.google.com/patents/US3340388


URL http://dx.doi.org/10.1088/1674-1056/24/6/060503


