HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Journal articles

A modeling front-end for seamless design and generation of context-aware Dynamically Reconfigurable Systems-on-Chip

Abstract : In this paper, we present a Model Driven Engineering (MDE) methodology for facilitating the modeling of the partial reconfiguration process, and for implementing Dynamic Reconfigurable System-on-Chip (DRSoC). The rationale for this approach is to provide a modeling front-end that enables to visually compose a hardware platform, containing heterogeneous components, using both static and context-management hardware wrappers. A model transformations engine (MTE) processes the high-level models to obtain the inputs for the Xilinx dynamic partial reconfiguration (DPR) design flow, with the benefit of better exploiting and reusing the designer intentions regarding the allocation of tasks into reconfigurable areas. Furthermore, the automatic synthesis of a reconfiguration controller (RecOS) with context-management and task relocation capabilities is supported in this version of our tool. The latter feature is possible due to the integration of relocation tool OORBIT into the design chain, but we point out at other avenues of research. We present a case study in which we assess the benefits of the methodology and present a thorough analysis of the reconfiguration costs associated with the context and relocation management, showing speedups of 1.5x over other solutions.
Document type :
Journal articles
Complete list of metadata

Contributor : Florent Frizon de Lamotte Connect in order to contact the contributor
Submitted on : Wednesday, June 12, 2019 - 7:41:07 PM
Last modification on : Friday, May 20, 2022 - 9:06:08 AM



Gilberto Ochoa-Ruiz, Pamela Wattebled, Maamar Touiza, Florent de Lamotte, El-Bay Bourennane, et al.. A modeling front-end for seamless design and generation of context-aware Dynamically Reconfigurable Systems-on-Chip. Journal of Parallel and Distributed Computing, Elsevier, 2018, 112, pp.1-19. ⟨10.1016/j.jpdc.2017.09.011⟩. ⟨hal-02154320⟩



Record views