Co-scheduling Amdahl applications on cache-partitioned systems. The Int, Journal of High Performance Computing Applications, vol.32, issue.1, pp.123-138, 2018. ,
The validity of the single processor approach to achieving large scale computing capabilities, AFIPS Conference Proceedings, pp.483-485, 1967. ,
The NAS Parallel Benchmarks -Summary and Preliminary Results, Proc. of the 1991 ACM/IEEE Conf. on Supercomputing, 1991. ,
, situ methods, infrastructures, and applications on high performance computing platforms, vol.35, pp.577-597, 2016.
Impact of cache partitioning on multitasking real time embedded systems, 4th IEEE Int. Conf. on Embedded and Real-Time Computing Systems and Applications, pp.101-110, 2008. ,
A portable programming interface for performance evaluation on modern processors. The international journal of high performance computing applications, vol.14, pp.189-204, 2000. ,
A data colocation grid framework for big data medical image processing-backend design, 2017. ,
Zettascaler-2.0 configurable liquid immersion cooling system, 2017. ,
A Flexible Framework for Asynchronous In Situ and In Transit Analytics for Scientific Simulations, 14th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-00941413
The top500 benchmark, 2017. ,
Cache-aware scheduling and analysis for multicores, Proc. 7th ACM Int. Conf. Embedded Software, EMSOFT '09, pp.245-254, 2009. ,
On the nature of cache miss behavior: Is it ? 2, The Journal of Instruction-Level Parallelism, vol.10, pp.1-22, 2008. ,
Fair cache sharing and partitioning in a chip multiprocessor architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, pp.111-122, 2004. ,
Data sharing in multi-threaded applications and its impact on chip design, Int. Symp. Performance Analysis of Systems and Software (ISPASS), pp.125-134, 2012. ,
Improving resource efficiency at scale with Heracles, ACM Transactions on Computer Systems (TOCS), vol.34, issue.2, 2016. ,
Reconciling high server utilization and submillisecond quality-of-service, 9th European Conf. on Computer Systems, 2014. ,
Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems, High Performance Computer Architecture, pp.367-378, 2008. ,
Reducing memory interference in multicore systems via applicationaware memory channel partitioning, Proc. 44th IEEE/ACM Int. Sym. Microarchitecture, MICRO-44, pp.374-385, 2011. ,
Optimal scheduling of in-situ analysis for large-scale scientific simulations, Proc. of the Int. Conf. for High Performance Computing, Networking, Storage and Analysis, SC'15, 2015. ,
Introduction to Cache Allocation Technology in the Intel R Xeon R Processor E5 v4 Family, 2016. ,
Virtual private caches, ACM SIGARCH Computer Architecture News, vol.35, issue.2, pp.57-68, 2007. ,
Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches, Microarchitecture, 2006. MICRO-39. 39th Annual IEEE/ACM International Symposium on, pp.423-432, 2006. ,
Scaling the bandwidth wall: challenges in and avenues for CMP scaling, ACM SIGARCH Computer Architecture News, vol.37, issue.3, pp.371-382, 2009. ,
Large-scale compute-intensive analysis via a combined in-situ and co-scheduling workflow approach, Proc. of the Int. Conf. for High Perf. Computing, Networking, Storage and Analysis, SC'15, 2015. ,
Managing shared l2 caches on multicore systems in software, Workshop on the Interaction between Operating Systems and Computer Architecture, pp.26-33, 2007. ,
The tlb slice-a low-cost high-speed address translation mechanism, Computer Architecture, 1990. Proceedings., 17th Annual International Symposium on, pp.355-363, 1990. ,
A study on optimally co-scheduling jobs of different lengths on chip multiprocessors, Proc. 6th ACM Conf. Computing Frontiers, CF '09, pp.41-50, 2009. ,
Addressing shared resource contention in multicore processors via scheduling, ACM Sigplan Notices, vol.45, issue.3, pp.129-142, 2010. ,
Smite: Precise QOS prediction on real-system SMT processors to improve utilization in warehouse scale computers, Proc. of the 47th Int. Symp. on Microarchitecture, pp.406-418, 2014. ,
Survey of scheduling techniques for addressing shared resources in multicore processors, ACM Computing Surveys (CSUR), vol.45, issue.1, p.4, 2012. ,