Analysis of the charge sharing effect in the SET sensitivity of bulk 45 nm standard cell layouts under heavy ions - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Microelectronics Reliability Année : 2018

Analysis of the charge sharing effect in the SET sensitivity of bulk 45 nm standard cell layouts under heavy ions

Résumé

For nanometer technologies, SET is increasingly growing in importance in circuit design. Accordingly, different hardening techniques were developed to reduce the Soft-Error Rate. Considering selective node hardening technique based on standard cells, this work evaluates the SET response of logic gates from a Standard-Cell library under heavy ions. Overall, it is observed that the usage of NOR and NAND gates coupled with an output inverter provides reduced SET cross-section and increased threshold LET compared with the standalone OR gate and AND gate, respectively. With the results gathered in this work, circuit designers can implement reliability-aware synthesis algorithms with selective hardening more efficiently to tackle the threat of SET in combinational circuits.

Domaines

Electronique
Fichier principal
Vignette du fichier
ESREF2018_AGUIAR_v03.pdf (759.3 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02089778 , version 1 (04-04-2019)

Identifiants

Citer

Y.Q. Aguiar, Frédéric Wrobel, Jean-Luc Autran, P. Leroux, F. Saigné, et al.. Analysis of the charge sharing effect in the SET sensitivity of bulk 45 nm standard cell layouts under heavy ions. Microelectronics Reliability, 2018, 88-90, pp.920-924. ⟨10.1016/j.microrel.2018.07.018⟩. ⟨hal-02089778⟩
116 Consultations
103 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More