Skip to Main content Skip to Navigation
Conference papers

LiteX: an open-source SoC builder and library based on Migen Python DSL

Florent Kermarrec 1 Sébastien Bourdeauducq 2 Hannah Badier 3 Jean-Christophe Le Lann 3
3 Lab-STICC_ENSTAB_ CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : LiteX [1] is a GitHub-hosted SoC builder / IP library and utilities that can be used to create SoCs and full FPGA designs. Besides being open-source and BSD licensed, its originality lies in the fact that its IP components are entirely described using Migen Python internal DSL, which simplifies its design in depth. LiteX already supports various softcores CPUs and essential peripherals, with no dependencies on proprietary IP blocks or generators. This paper provides an overview of LiteX: two real SoC designs on FPGA are presented. They both leverage the LiteX approach in terms of design entry, libraries and integration capabilities. The first one is based on RISC-V core, while the second is based on a LM32 core. In the second use case, we further demonstrate the use of a fully open-source toolchain coupled with LiteX.
Complete list of metadata

Cited literature [25 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-02088044
Contributor : Jean-Christophe Le Lann Connect in order to contact the contributor
Submitted on : Tuesday, April 2, 2019 - 3:13:01 PM
Last modification on : Wednesday, November 3, 2021 - 5:45:23 AM
Long-term archiving on: : Wednesday, July 3, 2019 - 5:10:49 PM

File

litex.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-02088044, version 1

Citation

Florent Kermarrec, Sébastien Bourdeauducq, Hannah Badier, Jean-Christophe Le Lann. LiteX: an open-source SoC builder and library based on Migen Python DSL. OSDA 2019, colocated with DATE 2019 Design Automation and Test in Europe, Mar 2019, Florence, Italy. ⟨hal-02088044⟩

Share

Metrics

Record views

334

Files downloads

1718