Y. Abdedda¨?mabdedda¨?m, E. Asarin, and O. Maler, Scheduling with timed automata, Theoretical Computer Science, vol.354, issue.2, pp.272-300, 2006.

T. Amnell, E. Fersman, L. Mokrushin, P. Pettersson, and W. Yi, TIMES: A tool for schedulability analysis and code generation of real-time systems, Proc. of the 1st FORMATS, vol.2791, pp.60-72, 2003.

C. André, F. Mallet, and R. De-simone, Modeling time(s), Proc. of the 10th MoDELS, vol.4735, pp.559-573, 2007.

C. Barrett, P. Fontaine, and C. Tinelli, The SMT-LIB standard, 2016.

A. Benveniste, P. L. Guernic, and C. Jacquemot, Synchronous programming with events and relations: the SIGNAL language and its semantics, Science of Computer Programming, vol.16, issue.2, pp.103-149, 1991.

G. Berry and G. Gonthier, The esterel synchronous programming language: Design, semantics, implementation, Science of Comp. Programming, vol.19, issue.2, pp.87-152, 1992.
URL : https://hal.archives-ouvertes.fr/inria-00075711

B. Boehm and V. R. Basili, Software defect reduction top 10 list, Computer, vol.34, issue.1, pp.135-137, 2001.

G. Bucci, A. Fedeli, L. Sassoli, and E. Vicario, Modeling flexible real time systems with preemptive time petri nets, Proc. of the 15th ECRTS, pp.279-286, 2003.

P. Caspi, D. Pilaud, N. Halbwachs, and J. Plaice, Lustre: A declarative language for programming synchronous systems, Proc. of 14th POPL, pp.178-188, 1987.

X. Chen, L. Yin, Y. Yu, and Z. Jin, Transforming timing requirements into CCSL constraints to verify cyber-physical systems, Proc. of the 19th ICFEM, vol.10610, pp.54-70, 2017.

Y. Chen, Y. Chen, and E. Madelaine, Timed-pNets: a communication behavioural semantic model for distributed systems, Frontiers of Computer Science, vol.9, issue.1, pp.87-110, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01086091

J. Colaço, B. Pagano, and M. Pouzet, SCADE 6: A formal language for embedded critical software development, Proc. of the 11th TASE, pp.1-11, 2017.

J. Colaço and M. Pouzet, Clocks as first class abstract types, Proc. of the 3rd EMSOFT, vol.2855, pp.134-155, 2003.

J. Deantoni and F. Mallet, TimeSquare: Treat your models with logical time, Proc. of the 50th TOOLS, pp.34-41, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00688590

P. H. Feiler and D. P. Gluch, Model-based engineering with AADL -An introduction to the SAE architecture analysis and design language, 2012.

E. Kang and P. Schobbens, Schedulability analysis support for automotive systems: from requirement to implementation, Proc. of the 29th SAC, pp.1080-1085, 2014.

P. Kr?ál and W. Yi, Decidable and undecidable problems in schedulability analysis using timed automata, Proc. of the 10th TACAS, vol.2988, pp.236-250, 2004.

D. Lime and O. Roux, A translation based method for the timed analysis of scheduling extended time petri nets, Prof. of the 25th RTSS, pp.187-196, 2004.
URL : https://hal.archives-ouvertes.fr/hal-00523591

C. L. Liu and J. W. Layland, Scheduling algorithms for multiprogramming in a hardreal-time environment, J. ACM, vol.20, issue.1, pp.46-61, 1973.

F. Mallet and J. Millo, Boundness issues in CCSL specifications, Proc. of the 15th ICFEM, vol.8144, pp.20-35, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00877598

F. Mallet and R. De-simone, Correctness issues on MARTE/CCSL constraints. Science of Computer Programming, vol.106, pp.78-92, 2015.

F. Mallet, E. Villar, and F. Herrera, MARTE for CPS and CPSoS, Cyber-Physical System Design from an Architecture Analysis Viewpoint: Communications of NII Shonan Meetings, pp.81-108, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01671190

F. Mallet, J. Millo, and R. De-simone, Safe CCSL specifications and marked graphs, Proc. of the 11th MEMOCODE, pp.157-166, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00913962

F. Mallet and M. Zhang, Work-in-progress: From logical time scheduling to real-time scheduling, Proc. of the 39th RTSS, pp.143-146, 2018.

L. M. De-moura and N. Bjørner, Z3: an efficient SMT solver, Proc. of the 14th TACAS, vol.4963, pp.337-340, 2008.

, OMG: UML profile for MARTE: modeling and analysis of real-time embedded systems, 2015.

S. Owre, J. M. Rushby, and N. Shankar, PVS: A prototype verification system, Proc. of the 11th CADE, pp.748-752, 1992.

J. Peters, N. Przigoda, R. Wille, and R. Drechsler, Clocks vs. instants relations: verifying CCSL time constraints in UML/MARTE models, Proc. of the 14th MEMOCODE, pp.78-84, 2016.

J. Peters, R. Wille, N. Przigoda, U. Kühne, and R. Drechsler, A generic representation of CCSL time constraints for UML/MARTE models, Proc. of the 52nd DAC, vol.122, pp.1-122, 2015.

D. Potop-butucaru, B. Caillaud, and A. Benveniste, Concurrency in synchronous systems, Formal Methods in System Design, vol.28, issue.2, pp.111-130, 2006.
URL : https://hal.archives-ouvertes.fr/inria-00071472

D. Potop-butucaru, S. A. Edwards, and G. Berry, Compiling Esterel, 2007.

L. Sha, T. F. Abdelzaher, K. Arzén, A. Cervin, T. P. Baker et al., Real time scheduling theory: A historical perspective, Real-Time Systems, vol.28, issue.2-3, pp.101-155, 2004.

J. Suryadevara, C. Seceleanu, and F. Mallet, Verifying MARTE/CCSL mode behaviors using UPPAAL, Proc. of the 11th SEFM, pp.1-15, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00866477

Q. Xu, R. De-simone, and J. Deantoni, Divergence detection for CCSL specification via clock causality chain, Proc. of the 2nd SETTA, pp.18-37, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01372694

L. Yin, F. Mallet, and J. Liu, Verification of MARTE/CCSL time requirements in Promela/SPIN, Proc. of the 16th ICECCS, pp.65-74, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00650621

H. Yu, J. Talpin, and L. Besnard, Polychronous controller synthesis from MARTE/CCSL timing specifications, Proc. of the 9th MEMOCODE, pp.21-30, 2011.
URL : https://hal.archives-ouvertes.fr/inria-00594942

M. Zhang, F. Dai, and F. Mallet, Periodic scheduling for MARTE/CCSL: Theory and practice, Science of Computer Programming, vol.154, pp.42-60, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01670450

M. Zhang and F. Mallet, An executable semantics of the Clock Constraint Specification Language and its applications, Proc. of the 4th FTSCS. CCIS, vol.596, pp.37-51, 2015.

M. Zhang, F. Mallet, and H. Zhu, An SMT-based approach to the formal analysis of MARTE/CCSL, Proc. of the 18th ICFEM, vol.10009, pp.433-449, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01394677

M. Zhang and Y. Ying, Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems, Proc. of the 18th LCTES, pp.61-70, 2017.