Skip to Main content Skip to Navigation
Journal articles

Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators

Abstract : Domain-specific acceleration is now a "must" for all the computing spectrum, going from high performance computing to embedded systems. Unfortunately, system specialization is by nature a nightmare from the design productivity perspective. Nevertheless, in contexts where kernels to be accelerated are intrinsically streaming oriented, the combination of dataflow models of computation with Coarse-Grained Reconfigurable (CGR) architectures can be particularly handful. In this paper we introduce a novel methodology to assemble and characterize virtually reconfigurable accelerators based on dataflow and functional programming principles, capable of addressing design productivity issues for CGR accelerators. The main advantage of the proposed methodology is accurate IP-level latency predictability improving Design Space Exploration (DSE) when compared to state-of-the-art High-Level Synthesis (HLS).
Document type :
Journal articles
Complete list of metadata

Cited literature [18 references]  Display  Hide  Download
Contributor : Maxime Pelcat Connect in order to contact the contributor
Submitted on : Friday, March 8, 2019 - 2:43:41 PM
Last modification on : Wednesday, April 27, 2022 - 4:02:36 AM
Long-term archiving on: : Monday, June 10, 2019 - 9:25:41 AM


Files produced by the author(s)



Claudio Rubattu, Francesca Palumbo, Carlo Sau, Rubén Salvador, Jocelyn Sérot, et al.. Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators. IEEE Embedded Systems Letters, Institute of Electrical and Electronics Engineers, 2019, 11 (3), pp.69-72. ⟨10.1109/LES.2018.2882989⟩. ⟨hal-02062002⟩



Record views


Files downloads