P. Asirelli, M. H. Ter-beek, S. Gnesi, and A. Fantechi, Formal description of variability in product families, Software Product Line Conference (SPLC), pp.130-139, 2011.

F. Balarin, Hardware-software co-design of embedded systems: the POLIS approach, 1997.

D. Batory, Feature models, grammars, and propositional formulas, SPLC, vol.3714, pp.7-20, 2005.
DOI : 10.1007/11554844_3

J. Bengtsson, K. Larsen, F. Larsson, P. Pettersson, and W. Yi, Uppaal-a tool suite for automatic verification of real-time systems, Hybrid Systems III, pp.232-243, 1996.

E. M. Clarke, O. Grumberg, and D. Peled, Model checking, 1999.

A. Classen, M. Cordy, P. Heymans, A. Legay, and P. Schobbens, Model checking software product lines with snip, Int. Journal on Software Tools for Technology Transfer (STTT), pp.1-24, 2012.
DOI : 10.1007/s10009-012-0234-1

URL : https://hal.archives-ouvertes.fr/hal-00717956

A. Classen, P. Heymans, P. Schobbens, and A. Legay, Symbolic model checking of software product lines, Proceedings of the 33rd International Conference on Software Engineering, pp.321-330, 2011.
URL : https://hal.archives-ouvertes.fr/hal-01087657

A. Classen, P. Heymans, P. Schobbens, A. Legay, and J. Raskin, Model checking lots of systems: efficient verification of temporal properties in software product lines, Proceedings of the 32nd ACM/IEEE International Conference on Software Engineering, vol.1, pp.335-344, 2010.

M. Cordy, A. Classen, P. Heymans, P. Schobbens, and A. Legay, Provelines: a product line of verifiers for software product lines, Proceedings of the 17th International Software Product Line Conference co-located workshops, pp.141-146, 2013.

A. E. Dalsgaard, M. C. Olesen, M. Toft, R. R. Hansen, and K. G. Larsen, Metamoc: Modular execution time analysis using model checking, OASIcs-OpenAccess Series in Informatics, vol.15, 2010.

A. S. Dimovski, A. S. Al-sibahi, C. Brabrand, and A. , Efficient family-based model checking via variability abstractions, International Journal on Software Tools for Technology Transfer, vol.19, issue.5, pp.585-603, 2017.
DOI : 10.1007/s10009-016-0425-2

S. Graf, M. Glaß, J. Teich, and C. Lauer, Multi-variant-based design space exploration for automotive embedded systems, Design, Automation and Test in Europe Conference and Exhibition (DATE), pp.1-6, 2014.
DOI : 10.7873/date2014.020

S. Graf, M. Glaß, D. Wintermann, J. Teich, and C. Lauer, Ivam: Implicit variant modeling and management for automotive embedded systems, Hardware/Software Codesign and System Synthesis (CODES+ ISSS, pp.1-10, 2013.

S. Graf, S. Reinhart, M. Glaß, J. Teich, and D. Platte, Robust design of e/e architecture component platforms, 52nd Design Automation Conference (DAC), pp.1-6, 2015.

M. Gries, Methods for evaluating and covering the design space during early design development. Integration, the VLSI journal, vol.38, pp.131-183, 2004.

B. Kienhuis, E. Deprettere, K. Vissers, P. Van-der, and . Wolf, An approach for quantitative analysis of application-specific dataflow architectures, Application-Specific Systems, Architectures and Processors, 1997. Proceedings., IEEE International Conference on, pp.338-349, 1997.

G. Palermo, C. Silvano, and V. Zaccaria, Robust optimization of soc architectures: A multi-scenario approach, Embedded Systems for Real-Time Multimedia, pp.7-12, 2008.

G. Palermo, C. Silvano, and V. Zaccaria, Variability-aware robust design space exploration of chip multiprocessor architectures, Design Automation Conference, ASP-DAC. Asia and South Pacific, pp.323-328, 2009.

L. Schor, I. Bacivarov, D. Rai, H. Yang, S. Kang et al., Scenario-based design flow for mapping streaming applications onto on-chip many-core systems, Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems, pp.71-80, 2012.

K. Sigdel, M. Thompson, A. D. Pimentel, C. Galuzzi, and K. Bertels, System-level runtime mapping exploration of reconfigurable architectures, Parallel & Distributed Processing, pp.1-8, 2009.

V. Sima and K. Bertels, Runtime decision of hardware or software execution on a heterogeneous reconfigurable platform, Parallel & Distributed Processing, pp.1-6, 2009.

A. K. Singh, M. Shafique, A. Kumar, and J. Henkel, Mapping on multi/many-core systems: survey of current and emerging trends, Proceedings of the 50th Annual Design Automation Conference, 2013.

P. Temple, J. A. Galindo, M. Acher, and J. Jézéquel, Using machine learning to infer constraints for product lines, Proceedings of the 20th International Systems and Software Product Line Conference, pp.209-218, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01323446

M. H. Ter-beek, A. Fantechi, S. Gnesi, and F. Mazzanti, Modelling and analysing variability in product families: model checking of modal transition systems with variability constraints, Journal of Logical and Algebraic Methods in Programming, vol.85, issue.2, pp.287-315, 2016.

P. Van-stralen and A. Pimentel, Scenario-based design space exploration of mpsocs, Computer Design (ICCD), 2010 IEEE International Conference on, pp.305-312, 2010.

S. Wildermann, F. Reimann, J. Teich, and Z. Salcic, Operational mode exploration for reconfigurable systems with multiple applications, Field-Programmable Technology (FPT), 2011.

, International Conference on, pp.1-8, 2011.