Morphological Co-Processing Unit for Embedded Devices, Journal of Real-Time Image Processing, pp.1-12, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01117406
Graph minor approach for application mapping on CGRAs, International Conference on Field-Programmable Technology, pp.285-292, 2012. ,
An Architecture-agnostic Integer Linear Programming Approach to CGRA Mapping, Proceedings of the 55th Annual Design Automation Conference (DAC '18), vol.128, 2018. ,
DAS: An Efficient NoC Router for Mixed-Criticality Real-Time Systems, IEEE International Conference on Computer Design (ICCD, pp.229-232, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01713312
NeuFlow: A runtime reconfigurable dataflow processor for vision, CVPR 2011 WORKSHOPS, pp.109-116, 2011. ,
SynDEx-Mix: A hardware/software partitioning CAD tool, 15th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA, pp.247-252, 2014. ,
Critical path method based heuristics for mapping application software onto heterogeneous MPSoCs, 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO, pp.1030-1034, 2014. ,
Efficient Scheduling of Task Graphs to Multiprocessors Using a Combination of Modified Simulated Annealing and List Based Scheduling, Third International Symposium on Intelligent Information Technology and Security Informatics, pp.350-354, 2010. ,
A Methodology to Implement Real-Time Applications onto Reconfigurable Circuits, The Journal of Supercomputing, vol.30, pp.283-301, 2004. ,
Energy-Aware Task Clustering Scheduling Algorithm for Heterogeneous Clusters, 2011 IEEE/ACM International Conference on Green Computing and Communications, pp.34-37, 2011. ,
A Breadth-First Greedy Mapping Algorithm for Reducing Internal Congestion in NoC, 4th International Conference on Information Science and Control Engineering (ICISCE, pp.1336-1341, 2017. ,
A Graph-Based Spatial Mapping Algorithm for a Coarse Grained Reconfigurable Architecture Template, Informatics in Control, pp.669-678, 2012. ,
Introduction to Algorithms: A Creative Approach, 1989. ,
DRESC: a retargetable compiler for coarse-grained reconfigurable architectures, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings, pp.166-173, 2002. ,
Clustering Based on Task Dependency for Data-Intensive Workflow Scheduling Optimization, 9th Workshop on Many-Task Computing on Clouds, Grids, and Supercomputers (MTAGS, pp.20-25, 2016. ,
A Fast and PowerEfficient Hardware Architecture for Visual Feature Detection in Affine-SIFT, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.65, pp.3362-3375, 2018. ,
Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming, pp.36-40, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01059313
, P2IP. Microprocess. Microsyst, vol.39, pp.529-540, 2015.
Multi-core Real-Time Scheduling for Generalized Parallel Task Models, IEEE 32nd Real-Time Systems Symposium, pp.217-226, 2011. ,
A Multicore Processor for Time-Critical Applications, IEEE Design Test, vol.35, pp.38-47, 2018. ,
Image Analysis and Mathematical Morphology, 1983. ,
An efficient list-based scheduling algorithm for high-level synthesis, Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools, pp.316-323, 2002. ,
List-Scheduling versus Cluster-Scheduling, IEEE Transactions on Parallel and Distributed Systems, vol.29, pp.1736-1749, 2018. ,