Skip to Main content Skip to Navigation
Conference papers

Towards a unified approach for worst-case analysis of Tilera-like and KalRay-like NoC architectures

Abstract : n this paper, we consider two Network-on-Chip (NoC) architectures used within commercially available many-core systems, namely Tilera TILE64 which implements flow regulation within routers and KalRay MPPA 256 which implements flow regulation in source nodes. The Worst-Case Traversal Time (WCTT) on the NoC has to be bounded for real-time applications, and buffers should never overflow. Different worst-case analysis approaches have been proposed for each of these NoC architectures. However, no general worst-case analysis supporting both NoC architectures exists in the literature and most approaches are specific to one of the studied NoC. In this paper, we propose to use Recursive Calculus (RC) method for Tilera and KalRay. Furthermore, we compare the performances on a preliminary case study, in terms of WCTT and required buffer capacity. It allows to quantify the trade-off between delays and buffer occupancy.
Document type :
Conference papers
Complete list of metadata

Cited literature [12 references]  Display  Hide  Download
Contributor : Open Archive Toulouse Archive Ouverte (oatao) Connect in order to contact the contributor
Submitted on : Thursday, January 31, 2019 - 11:49:02 AM
Last modification on : Wednesday, November 3, 2021 - 7:17:24 AM
Long-term archiving on: : Wednesday, May 1, 2019 - 5:10:01 PM


Files produced by the author(s)



Hamdi Ayed, Jérôme Ermont, Jean-Luc Scharbarg, Christian Fraboul. Towards a unified approach for worst-case analysis of Tilera-like and KalRay-like NoC architectures. 2016 IEEE World Conference on Factory Communication Systems (WFCS), May 2016, Aveiro, Portugal. pp.1-4, ⟨10.1109/WFCS.2016.7496535⟩. ⟨hal-02001640⟩



Les métriques sont temporairement indisponibles