L. Alvarez, L. Vilanova, M. Gonzalez, X. Martorell, N. Navarro et al., Hardware-Software Coherence Protocol for the Coexistence of Caches and Local Memories, IEEE Transactions on Computers (TC), vol.64, issue.1, pp.152-165, 2013.

,

R. Banakar, S. Steinke, B. S. Lee, M. Balakrishnan, and P. Marwedel, Scratchpad Memory: A Design Alternative for Cache On-Chip Memory in Embedded Systems, 2002 IEEE 10th International Symposium on Hardware/Software Codesign, pp.73-78, 2002.

A. Barbalace, M. Sadini, S. Ansary, C. Jelesnianski, A. Ravichandran et al., Popcorn: Bridging the Programmability Gap in Heterogeneous-ISA Platforms, Proceedings of the 10th European Conference on Computer Systems, pp.1-16, 2015.

L. A. Bathen and N. Dutt, Software Controlled Memories for Scalable Many-Core Architectures, 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. pp. 1-10. RTCSA '12, 2012.

A. Baumann, P. Barham, P. E. Dagand, T. Harris, R. Isaacs et al., The Multikernel: A New OS Architecture for Scalable Multicore Systems, Proceedings of the 22nd ACM Symposium on Operating Systems Principles, pp.29-44, 2009.

M. Berezecki, E. Frachtenberg, M. Paleczny, and K. Steele, Many-Core KeyValue Store, 2011 International Green Computing Conference and Workshops. pp. 1-8. IGCC '11, 2011.

S. Borkar, Shekhar: Thousand Core Chips, Proceedings of the 44th annual Design Automation Conference, pp.746-749, 2007.

S. Christgau and B. Schnor, Exploring One-Sided Communication and Synchronization on a Non-Cache-Coherent Many-Core Architecture, Concurrency and Computation: Practice and Experience (CCPE), vol.29, issue.15, p.4113, 2017.

,

M. De-wael, S. Marr, B. De-fraine, T. Van-cutsem, and W. De-meuter, Partitioned Global Address Space Languages, ACM Computing Surveys (CSUR), vol.47, issue.4, pp.1-27, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01109405

B. D. De-dinechin, P. G. De-massas, G. Lager, C. Léger, B. Orgogozo et al., A Distributed Run-Time Environment for the Kalray MPPA-256 Integrated Manycore Processor, Procedia Computer Science. ICCS '13, vol.18, pp.1654-1663, 2013.

,

E. Francesquini, M. Castro, P. H. Penna, F. Dupros, H. Freitas et al., On the Energy Efficiency and Performance of Irregular Application Executions on Multicore, NUMA and Manycore Platforms, Journal of Parallel and Distributed Computing, vol.76, issue.C, pp.32-48, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01092325

H. Fu, J. Liao, J. Yang, L. Wang, Z. Song et al., The Sunway TaihuLight Supercomputer: System and Applications, vol.59, pp.1-16, 2016.

M. Gamell, I. Rodero, M. Parashar, and R. Muralidhar, Exploring Cross-Layer Power Management for PGAS Applications on the SCC Platform, Proceedings of the 21st international symposium on High-Performance Parallel and Distributed Computing, pp.235-246, 2012.

J. Hascoët, B. De-dinechin, P. De-massas, and M. Q. Ho, Asynchronous One-Sided Communications and Synchronizations for a Clustered Manycore Processor, Proceedings of the 15th IEEE/ACM Symposium on Embedded Systems for RealTime Multimedia, pp.51-60, 2017.

J. Howard, S. Dighe, S. Vangal, G. Ruhl, N. Borkar et al., A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling, IEEE Journal of Solid-State Circuits (JSSC), vol.46, issue.1, pp.173-183, 2011.

B. Kelly, W. Gardner, and S. Kyo, AutoPilot: Message Passing Parallel Programming for a Cache Incoherent Embedded Manycore Processor, Proceedings of the 1st International Workshop on Many-core Embedded Systems, pp.62-65, 2013.

F. Kluge, M. Gerdes, and T. Ungerer, An Operating System for SafetyCritical Applications on Manycore Processors, 2014 IEEE 17th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, pp.238-245, 2014.

S. Lankes, P. Reble, O. Sinnen, and C. Clauss, Revisiting Shared Virtual Memory Systems for Non-Coherent Memory-Coupled Cores, Proceedings of the 2012 International Workshop on Programming Models and Applications for Multicores and Manycores, pp.45-54, 2012.

E. Nightingale, O. Hodson, R. Mcilroy, C. Hawblitzel, and G. Hunt, Helios: Heterogeneous Multiprocessing with Satellite Kernels, Proceedings of the ACM SIGOPS 22nd Symposium on Operating Systems Principles, pp.221-234, 2009.

A. Olofsson, T. Nordstrom, and Z. Ul-abdin, Kickstarting High-Performance Energy-Efficient Manycore Architectures with Epiphany, 2014 48th Asilomar Conference on Signals, Systems and Computers, pp.1719-1726, 2014.

,

J. Park, C. Jang, and J. Lee, A Software-Managed Coherent Memory Architecture for Manycores, 2011 International Conference on Parallel Architectures and Compilation Techniques, pp.213-213, 2011.

P. H. Penna, The Nanvix Operating System, HAL, Belo Horizonte, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01495741

P. H. Penna, M. B. Castro, H. Freitas, J. F. Méhaut, and J. Caram, Using the Nanvix Operating System in Undergraduate Operating System Courses, 2017 VII Brazilian Symposium on Computing Systems Engineering, pp.193-198, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01635880

S. Reinhardt, J. Larus, and D. Wood, Tempest and Typhoon: User-level Shared Memory, Proceedings of the 21st Annual International Symposium on Computer Architecture, pp.325-336, 1994.

,

B. Rhoden, K. Klues, D. Zhu, and E. Brewer, Improving Per-Node Efficiency in the Datacenter with New OS Abstractions, Proceedings of the 2nd ACM Symposium on Cloud Computing, pp.1-8, 2011.

J. Ross and D. Richie, Implementing OpenSHMEM for the Adapteva Epiphany RISC Array Processor, Procedia Computer Science. ICCS '16, vol.80, pp.2353-2356, 2016.

D. Scales, K. Gharachorloo, and C. Thekkath, Shasta: A Low Overhead, Softwareonly Approach for Supporting Fine-grain Shared Memory, Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS '96, vol.30, pp.174-185, 1996.

O. Serres, A. Anbar, S. Merchant, and T. El-ghazawi, Experiences with UPC on TILE-64 Processor, Aerospace Conference, pp.1-9, 2011.

M. Souza, P. H. Penna, M. Queiroz, A. Pereira, L. F. Góes et al., CAP Bench: A Benchmark Suite for Performance and Energy Evaluation of Low-Power Many-Core Processors, Concurrency and Computation: Practice and Experience (CCPE), vol.29, pp.1-18, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01330543

,

J. West, A. Rico, F. Mantovani, D. Ruiz, J. O. Vilarrubi et al., The Mont-Blanc Prototype: an Alternative Approach for HPC Systems, Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, pp.1-12, 2016.

F. Zheng, H. L. Li, H. Lv, F. Guo, X. H. Xu et al., Cooperative Computing Techniques for a Deeply Fused and Heterogeneous Many-Core Processor Architecture, Journal of Computer Science and Technology (JCST), vol.30, issue.1, pp.145-162, 2015.

X. Zhou, H. Chen, S. Luo, Y. Gao, S. Yan et al., A Case for Software Managed Coherence in Many-core Processors, Proceedings of the 2nd USENIX Workshop on Hot Topics in Parallelism. pp. 1-6. HotPar '10, USENIX, 2010.