All-Digital Transmitter Architecture Based on Two-Path Parallel 1-bit High Pass Filtering DACs

Abstract : This paper presents a novel transmitter architecture which is tailored for low power, all-digital, and high speed implementation. It is based on two-path parallel digital-to-analog converters (DAC) which are driven by 180 • phase-shifted clocks. The architecture operates in high pass mode and extends the output carrier frequency up to half the DAC clock rate. To decrease the number of analog unit current cells in the converter, a low-pass-modulator is used. Since the modulator also converts the input resolution to 1-bit, an inherently-linear digital-to-analog conversion is realized by embedding filtering in the DAC. Furthermore, the finite impulse response DAC transfer function is designed to cancel the-modulator quantization noise. Simulation results at system level demonstrate the robustness of the architecture against random coefficient mismatches, and its suitability for broadband transmissions. The error vector magnitude of the quadrature output is simulated for up to 15% random coefficient mismatch and it maintains a value below −22 dB even when the input signal bandwidths vary from 20 MHz (64-subcarrier OFDM) to 160 MHz (512-subcarrier OFDM). Experimental results are presented to discuss the validity of the proposed all-digital transmitter architecture and to highlight the challenges of implementing it in advanced CMOS nodes.
Complete list of metadatas

Cited literature [13 references]  Display  Hide  Download

https://hal.sorbonne-universite.fr/hal-01952792
Contributor : Gestionnaire Hal-Su <>
Submitted on : Wednesday, December 12, 2018 - 1:52:57 PM
Last modification on : Friday, July 5, 2019 - 3:26:03 PM
Long-term archiving on : Wednesday, March 13, 2019 - 2:38:01 PM

File

TCAS_I_2018_Early_Access_sans ...
Files produced by the author(s)

Identifiers

Citation

Fikre Tsigabu Gebreyohannes, Antoine Frappé, Philippe Cathelin, Andreas Kaiser, Andreia Cathelin. All-Digital Transmitter Architecture Based on Two-Path Parallel 1-bit High Pass Filtering DACs. IEEE Transactions on Circuits and Systems I: Regular Papers, IEEE, 2018, 65 (11), pp.3956-3969. ⟨10.1109/TCSI.2018.2853992⟩. ⟨hal-01952792⟩

Share

Metrics

Record views

32

Files downloads

16