Time-critical computing on a single-chip massively parallel processor, Design, Automation & Test in Europe Conference & Exhibition, pp.1-6, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-01090449
A Sensitivity Analysis of Two Worst-Case Delay Computation Methods for SpaceWire Networks, Proc. of the 24th Euromicro Conf. on Real-Time Systems (ECRTS), pp.47-56, 2012. ,
AEthereal network on chip: Concepts, architectures, and implementations, IEEE Design & Test of Computers, vol.22, issue.5, pp.414-421, 2005. ,
Aelite: A flit-synchronous network on chip with composable and predictable services, Proc. of the Conf. on Design, Automation and Test in Europe (DATE'09), pp.250-255, 2009. ,
Network Calculus, vol.2050, 2001. ,
Flow regulation for on-chip communication, Design, Automation Test in Europe Conference Exhibition, 2009. DATE '09, pp.578-581, 2009. ,
A survey of wormhole routing techniques in direct networks, IEEE Transactions on Computers, vol.26, issue.2, pp.62-76, 1993. ,
Computing accurate performance bounds for best effort networks-on-chip, IEEE Transactions on Computers, vol.62, issue.3, pp.452-467, 2013. ,
A statically scheduled time-division-multiplexed network-on-chip for real-time systems, Proc. of the Intl. Symp. on Networks-on-Chip (NOCS), pp.152-160, 2012. ,
On-chip interconnection architecture of the tile processor, 2007. ,