M. J. Barragan, G. Huertas, A. Rueda, and J. L. Huertas, Some) Open Problems to Incorporate BIST in Complex Heterogeneous Integrated Systems, Electronic Design, Test and Application, 2010. DELTA '10. Fifth IEEE International Symposium on, pp.8-13, 2010.

F. Poehl, F. Demmerle, J. Alt, and H. Obermeir, Production test challenges for highly integrated mobile phone SOCs: A case study, Test Symposium (ETS), 2010 15th IEEE European, pp.17-22, 2010.

, IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters, IEEE Std, pp.1-139, 2011.

C. Jansson, K. Chen, and C. Svensson, Linear, polynomial and exponential ramp generators with automatic slope adjustment, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.41, issue.2, pp.181-185, 1994.

L. Wang, E. Sanchez-sinencio, and F. Maloberti, Very linear rampgenerators for high resolution ADC BIST and calibration, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, vol.2, pp.908-911, 2000.

F. Azaïs, S. Bernard, Y. Bertrand, X. Michel, and M. Renovell, A lowcost adaptive ramp generator for analog BIST applications, VLSI Test Symposium, 19th IEEE Proceedings on. VTS, pp.266-271, 2001.

S. Bernard, F. Azaïs, Y. Bertrand, and M. Renovell, A high accuracy triangle-wave signal generator for on-chip ADC testing, Test Workshop, 2002. Proceedings. The Seventh IEEE European, pp.89-94, 2002.
URL : https://hal.archives-ouvertes.fr/lirmm-00268483

E. S. Erdogan and S. Ozev, An ADC-BiST Scheme Using Sequential Code Analysis, 2007 Design, Automation & Test in Europe Conference & Exhibition, pp.1-6, 2007.

B. Provost and E. Sanchez-sinencio, On-chip ramp generators for mixed-signal BIST and ADC self-test, IEEE Journal of Solid-State Circuits, vol.38, issue.2, pp.263-273, 2003.

S. Ashwini, M. S. Sivakumar, and S. P. Rani, Design of linear ramp generator for adc, 2017 Fourth International Conference on Signal Processing, Communication and Networking (ICSCN), pp.1-5, 2017.

H. Jiang, B. Olleta, D. Chen, and R. L. Geiger, Testing High-Resolution ADCs With Low-Resolution/Accuracy Deterministic Dynamic Element Matched DACs, IEEE Transactions on Instrumentation and Measurement, vol.56, issue.5, pp.1753-1762, 2007.

H. Xing, H. Jiang, D. Chen, and R. L. Geiger, High-Resolution ADC Linearity Testing Using a Fully Digital-Compatible BIST Strategy, IEEE Transactions on Instrumentation and Measurement, vol.58, issue.8, pp.2697-2705, 2009.

X. L. Huang and J. L. Huang, Adc/dac loopback linearity testing by dac output offsetting and scaling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.19, issue.10, pp.1765-1774, 2011.

Y. Zhuang and D. Chen, Cost-effective accurate dac-adc co-testing and dac linearization, 2018 IEEE International Instrumentation and Measurement Technology Conference (I2MTC), pp.1-6, 2018.

H. Ting, Z. Wu, J. Yan, and H. Wu, A segmented resistor-string dac based stimulus generator for adc linearity testing, 2018 7th International Symposium on Next Generation Electronics (ISNE), pp.1-4, 2018.

B. Dufort and G. W. Roberts, On-chip analog signal generation for mixed-signal built-in self-test, IEEE Journal of Solid-State Circuits, vol.34, issue.3, pp.318-330, 1999.

Y. Wang, J. Wang, F. Lai, and Y. Ye, A low-cost BIST scheme for ADC testing, 2005 6th International Conference on ASIC, vol.2, pp.694-698, 2005.

L. Jin, K. Parthasarathy, T. Kuyel, D. Chen, and R. Geiger, Accurate Testing of Analog-to-Digital Converters Using Low Linearity Signals With Stimulus Error Identification and Removal, IEEE Transactions on Instrumentation and Measurement, vol.54, issue.3, pp.1188-1199, 2005.

M. A. Jalón, A. Rueda, and E. Peralías, Enhanced double-histogram test, Electronics Letters, vol.45, issue.7, pp.349-351, 2009.

S. Kook, H. W. Choi, and A. Chatterjee, Low-resolution dac-driven linearity testing of higher resolution adcs using polynomial fitting measurements, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.21, issue.3, pp.454-464, 2013.

A. Laraba, H. G. Stratigopoulos, S. Mir, and H. Naudet, Exploiting pipeline adc properties for a reduced-code linearity test technique, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.62, issue.10, pp.2391-2400, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01224434

Z. Yu, D. Chen, R. Geiger, and Y. Papantonopoulos, Pipeline ADC linearity testing with dramatically reduced data capture time, 2005 IEEE International Symposium on Circuits and Systems, vol.1, pp.792-795, 2005.

E. Peralías, A. Ginés, and A. Rueda, INL systematic reduced-test technique for Pipeline ADCs, 19th IEEE European Test Symposium (ETS), pp.1-6, 2014.

L. Jin, D. Chen, and R. L. Geiger, Code-Density Test of Analog-to-Digital Converters Using Single Low-Linearity Stimulus Signal, IEEE Transactions on Instrumentation and Measurement, vol.58, issue.8, pp.2679-2685, 2009.

J. F. Lin, S. J. Chang, T. C. Kung, H. W. Ting, and C. H. Huang, Transition-code based linearity test method for pipelined adcs with digital error correction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.19, issue.12, pp.2158-2169, 2011.

N. Jain, N. Agarwal, R. Thinakaran, and R. Parekhji, Low cost dynamic error detection in linearity testing of sar adcs, 2017 IEEE International Test Conference (ITC), pp.1-8, 2017.

T. Chen, X. Jin, R. L. Geiger, and D. Chen, User-smile: Ultrafast stimulus error removal and segmented model identification of linearity errors for adc built-in self-test, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.65, issue.7, pp.2059-2069, 2018.

G. Renaud, M. J. Barragan, and S. Mir, Design of an on-chip stepwise ramp generator for ADC static BIST applications, Mixed-Signal Testing Workshop (IMSTW), pp.1-6, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01393841

G. Renaud, M. J. Barragan, A. Laraba, H. Stratigopoulos, S. Mir et al., A 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs, Journal of Electronic Testing, vol.32, issue.4, pp.407-421, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01447813

M. Mahoney, DSP-Based Testing of Analog and Mixed-Signal Circuits, 1987.

L. Toth, I. Yusim, and K. Suyama, Noise analysis of ideal switchedcapacitor networks, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.46, issue.3, pp.349-363, 1999.

O. Oliaei, Thermal noise analysis of multi-input sc-integrators for delta-sigma modulator design, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353), vol.4, pp.425-428, 2000.

C. C. Enz and G. C. Temes, Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization, Proceedings of the IEEE, vol.84, issue.11, pp.1584-1614, 1996.

O. Choksi and L. R. Carley, Analysis of switched-capacitor commonmode feedback circuit, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.50, issue.12, pp.906-917, 2003.

P. Jespers, The gm/I D Methodology, A Sizing Tool for Low-voltage Analog CMOS Circuits, 2010.

R. Sehgal, F. Van-der-goes, and K. Bult, A 12 b 53 mW 195 MS/s Pipeline ADC with 82 dB SFDR Using Split-ADC Calibration, IEEE Journal of Solid-State Circuits, vol.50, issue.7, pp.1592-1603, 2015.

C. Briseno-vidrios, D. Zhou, S. Prakash, Q. Liu, A. Edward et al., A 44-fJ/Conversion Step 200-MS/s Pipeline ADC Employing Current-Mode MDACs, IEEE Journal of Solid-State Circuits, pp.1-13, 2018.

H. G. Kerkhoff, G. Ali, J. Wan, A. Ibrahim, and J. Pathrose, Applying ijtag-compatible embedded instruments for lifetime enhancement of analog front-ends of cyber-physical systems, 2017 IFIP/IEEE International Conference on Very Large Scale Integration, pp.1-6, 2017.

P. Sarson and J. Rearick, Use models for extending ieee 1687 to analog test, 2017 IEEE International Test Conference (ITC), pp.1-8, 2017.

M. J. Barragan, R. Alhakim, H. Stratigopoulos, M. Dubois, S. Mir et al., A Fully-Digital BIST Wrapper Based on Ternary Test Stimuli for the Dynamic Test of a 40 nm CMOS 18-bit Stereo Audio ?? ADC, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.63, issue.11, pp.1876-1888, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01447789

, Guillaume Renaud received the M.S. degree in electrical engineering from the Ecole Nationale Supérieure d'Électronique, Informatique, Télécommunications

, He got an University Degree in Electronic from UM2 Montpellier, France and was with Engineering School-Microelectronic Department of Polytech, 2007.

M. J. Barragan, He is currently a researcher with the French National Research Council (CNRS) at TIMA Laboratory, France. His research is focused on the topics of test and design for testability of analog, mixed-signal, and RF systems, 2011, his work was selected for inclusion in the 20th Anniversary Compendium of Most Influential Papers from the IEEE Asian Test Symposium. He received the Best Special Session Award in the 2015 IEEE VLSI Test Symposium and the Best Paper Award in the 2018 European Test Symposium, 2003.

S. Mir, (1989) and Ph.D. (1993) degrees in Computer Science from the University of Manchester, UK. He is a Research Director of CNRS (Centre National de la Recherche Scientifique) at TIMA Laboratory in Grenoble, France. He is currently director of TIMA and member of the RMS (Reliable Mixed-signal Systems) Group, M'99) has an Industrial Engineering (Electrical, 1987) degree from the Polytechnic University of Catalonia