Wet Metallization of High Aspect Ratio TSV Using Electrografted Polymer Insulator to Suppress Residual Stress in Silicon

Thomas Dequivre, Gitanjali Kolhatkar, Azza Hadj Youssef, Xuan Le, Gessie Brisard, Andreas Ruediger, Serge Charlebois

► To cite this version:

Thomas Dequivre, Gitanjali Kolhatkar, Azza Hadj Youssef, Xuan Le, Gessie Brisard, et al.. Wet Metallization of High Aspect Ratio TSV Using Electrografted Polymer Insulator to Suppress Residual Stress in Silicon. IEEE Transactions on Device and Materials Reliability, 2017, 17 (3), pp.514 - 521. 10.1109/TDMR.2017.2716943 . hal-01914362

HAL Id: hal-01914362

<https://hal.science/hal-01914362>

Submitted on 7 Nov 2018

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Wet Metallization of High Aspect Ratio TSV Using Electrografted Polymer Insulator to Suppress Residual Stress in Silicon

Thomas Dequivre, Gitanjali Kolhatkar, Azza Hadj Youssef, Xuan T. Le, Gessie M. Brisard, Andreas Ruediger, and Serge A. Charlebois, *Member, IEEE*

Abstract— Through-Silicon-Vias (TSV) are the key to 3D integrated microsystems. Their fabrication leads to reliability issues linked to the thermo-mechanical stress induced in the silicon around the vias. In this work, we propose to reduce the silicon residual stress in high aspect ratio copper TSVs (HAR TSV) using an electrografted polymer insulator, poly-4-vinylpyridine (P4VP), in replacement of the traditional silicon oxide layer. We use Raman spectroscopy to make the first investigation of the residual stress in the Si around P4VP insulated TSVs and compare it to SiO₂ insulated TSVs. The results show that P4VP acts as a stress buffer layer because of its particular mechanical properties as the measured residual stress in Si is significantly reduced at room temperature around the polymer insulated HAR TSVs. The potential benefits of such a technology are not only a better thermo-mechanical reliability of 3D integrated microsystem, but also a greater integration density.

Index Terms — Dielectric, Electronic packaging, Electrografting, Isolation technology, Microfabrication, Polymer films, Stress measurement, Three-dimensional integrated, Through Silicon Vias, Keep Out Zone.

I. INTRODUCTION

THE development of 3D integration technologies constitutes a complementary approach to the constant effort realized on integrated circuit (IC) miniaturization. In 3D integration, dies are stacked and connected to each other using vertical interconnections, insulated from the silicon (Si) substrate, called through silicon vias (TSV). This technology allows better electrical performances, higher transistor density and advanced functionalities [1], [2].

The conductivity of a TSV depends on its filling material. Different materials have been used such as doped polysilicon

[3], tungsten [4] or copper [5]. Because of their enhanced electrical performances, Cu TSVs are receiving enormous interest from the industry. The Cu TSV metallization normally includes the deposition of an insulator (to ensure the electrical insulation of the interconnection), the deposition of a barrier layer (to prevent the Cu migration from the interconnection to the Si substrate [6]) and the electroplating of the Cu filling. A TSV therefore consists of a variety of materials with different mechanical properties deposited at different temperatures. This heterogeneous structure is a source of stress that affects the electrical and mechanical properties and reliability of the 3D interconnections during the fabrication or the operation of a microsystem. This induced stress can cause mobility shifts in the devices through piezoresistivity effects [7], Cu via protrusion, cracks and material delamination [8] until degradation of the device's performance or mechanical failure of the Cu TSV.

This is one of the main technological challenge one faces to integrate Cu TSVs in the microsystem fabrication process flow that impact significantly the layout optimization. Indeed, while transistor placement is forbidden within a significant keep-out-zone (KOZ) around each TSV, the area above the TSV is also often forbidden to interconnections for mechanical integrity reasons. The KOZ defines the minimum distance between two TSV to ensure the mechanical reliability of the microsystem, and the minimum distance between a TSV and an active device to minimize the impact on the carrier mobility. Electrical KOZ is defined based on a 7% mobility change or an equivalent stress of 100 MPa [9] (some state a 5 % mobility change [7]). Moreover, the Si stress around a TSV is proportional to the square of the TSV radius [9]. Thus, scaling down TSVs to few micrometers radius openings can significantly reduce the Si residual stress, along with a gain of real estate in the design.

¹This work was performed at Université de Sherbrooke and INRS supported by grants from the Natural Sciences and Engineering Research Council of Canada (NSERC), PRIMA, MITACS and PROMPT, with the contributions Teledyne DALSA Semiconductor and aveni

X. T. Le is with Teledyne Dalsa, Bromont, QC CANADA (e-mail: xuan.tuan.le@teledyne.com).

T. Dequivre, G. M. Brisard, S.A. Charlebois are with the Institut Interdisciplinaire d'Innovation Technologique (3IT), University of Sherbrooke, Sherbrooke, QC CANADA (e-mail: thomas.dequivre@usherbrooke.ca).

G. Kolhatkar, A. Hadj Youssef and A. Ruediger are with the Institut National de la Recherche Scientifique (INRS), Varennes, QC CANADA (e-mail: andreas.ruediger@emt.inrs.ca).

A. Ruediger is with and also a collaborating member of 3IT.

A. Ruediger and S.A. Charlebois are members of Laboratoire Nanotechnologies & Nanosystèmes (UMI-3463)

However, the metallization of narrow structures in high aspect ratio (HAR) TSVs is challenging. A lot of efforts are dedicated by the community to mitigate the stress induced by TSV. Some study the residual stress coming from the electrodeposition process and annealing of copper itself or design strategies [9]–[13].

We have been studying an innovative technology for insulating TSVs based on the electrografting of an organic polymer, poly-4-vinylpyridine (P4VP) [14]–[17]. Indeed, the P4VP electrografting process has shown promising results to insulate high aspect ratio copper TSVs in Vial-Last for the 3D integration of an imaging system [17]. This process is of interest as it provides an interesting alternative to SiO₂ based materials for high aspect ratio copper TSVs insulation in 3D integration process flow. Copper TSVs cannot be metallized in Via-First as the Front End Of Line requires high temperature processes that cause the copper filling to diffuse into the silicon substrate [18]. The deposition of SiO₂ based dielectric is thus limited to Chemical Vapor Deposition based methods, which are costly to implement to obtain a conformal and uniform layer in such deep and narrow structures. On the contrary in the same conditions of integration, the electrografted polymer film is highly conformal and uniform, easy to implement and shows similar dielectric film properties than that of SiO₂ [15].

In this paper, we will review the basic phenomena leading to the induced mechanical stress and demonstrate the use of an organic insulator between the silicon substrate and the Cu TSV core to overcome the problem. We report the first measurements of the stress buffering effect of the polymer in HAR Cu TSV.

II. ORIGIN OF THE THERMOMECHANICAL STRESS

Let us recall the coefficient of thermal expansion (CTE), of Si (2.6 ppm/°C) and Cu (17.7 ppm/°C) [19]. In the hypothesis that a Cu TSV is formed at a given temperature and that the deposition process produces no stress in the Cu core, then no stress will be present in the materials at that temperature (therefore dubbed zero-stress temperature). At any other temperature, a mechanical stress is induced in the Si substrate.

The thermomechanical behavior of the TSV is closely linked to the nature of its insulating material as the stress is transmitted to the surrounding Si through the insulator. From basic principles, one can show that the main dependences of the radial stress induced in the silicon by the CTE difference of materials follows:

$$\sigma_{Si} \propto (\bar{\alpha}_{Cu,In} - \alpha_{Si}) \bar{E} \Delta T, \quad (1)$$

$$\bar{\alpha}_{Cu,In} = \frac{\alpha_{Cu} R_{Cu} + \alpha_{In} t_{In}}{R_{Cu} + t_{In}}, \quad (2)$$

$$\bar{E}_{Cu,In}^{-1} \propto \frac{1}{R_{Cu} + t_{In}} \left\{ \frac{R_{Cu}}{E_{Cu}} + \frac{t_{In}}{E_{In}} \right\}, \quad (3)$$

$$\bar{E}^{-1} \propto \frac{1}{E_{Cu,In}} + \frac{1}{E_{Si}}, \quad (4)$$

where ΔT is the thermal excursion away from the zero-stress

temperature, α_{Cu} , α_{In} and E_{Cu} , E_{In} the CTE and Young's modulus of the materials respectively, R_{Cu} the radius of the copper core and t_{In} the thickness of the insulating layer. The radius of the hole in silicon is $R = R_{Cu} + t_{In}$. Three effective properties have also been defined: $\bar{\alpha}_{Cu,In}$ and $\bar{E}_{Cu,In}$ are effective CTE and Young's modulus for the copper core and insulating layer pair, while $\bar{E}$ is an effective Young's modulus for the three component system. The definition of the stresses and other parameters are illustrated in Fig. 1.

In comparison to Cu or Si, the insulating SiO₂ has a slightly smaller Young's modulus and smaller CTE. Though favorable according to Eq. 2 and 3, this barely reduces the induced stress. Then, considering that the SiO₂ is very thin and that the Young's modulus of Cu is approximately that of Si, we recover the conventional limit:

$$\sigma_{Si} \rightarrow (\alpha_{Cu} - \alpha_{Si}) E_{Si} \Delta T, \quad (5)$$

However, using an insulator with a much reduced Young's modulus should lead to an important reduction of the stress. In the limit where E_{In}/t_{In} is very small, the second term would dominate in Eq. 3 leading to $\bar{E}_{Cu,In} \sim E_{In}$. The stress induced in silicon would tend to

$$\sigma_{Si} \rightarrow (\alpha_{Cu} - \alpha_{Si}) E_{In} \Delta T, \quad (6)$$

Considering the specific case of P4VP that has a Young's modulus ~30 times smaller than Cu (see Table I), although its CTE is large, the use of P4VP lowers significantly the effective $\bar{E}_{Cu,In}$ leading to a stress reduced by half.

The previous equations are given for purely elastic materials which is not the case of P4VP. They nevertheless can be used as a simple approximation to compare the insulating material. The use of the electrografted P4VP as insulator should play a key role in the reliability of the interconnections as its mechanical properties are totally different from those of SiO₂ based materials. Table I lists and compares the main properties.

The P4VP also undergoes a glass transition above which its Young's modulus is reduced by a factor of 1,000 to 100,000. In fact, above its glass transition temperature T_g , the polymer chains possess enough energy to slide against one another and reorganize, thus relaxing the stress. This phenomenon is known as "viscoelastic relaxation". For these reasons, the P4VP polymer could act as a buffer layer and relax the stress between the Cu filling and the surrounding Si, reducing the KOZ size and thus, increasing the integration density in microsystems.

Other studies have been realized to characterize polymer insulated Cu TSVs [9], [11]. In these studies, the SiO₂ dielectric layer was replaced by a parylene or benzocyclobutene (BCB) layer and finite element analysis (FEA) was used to simulate the thermo-mechanical behavior of such TSVs. It led to the conclusion that with the use of parylene to insulate TSVs, stress can be reduced by up to 50% in Cu filled TSVs.

In the following sections, we use Raman spectroscopy to investigate the stress in the Si surrounding P4VP insulated HAR Cu TSVs, and compare it to SiO₂ insulated Cu TSVs.

III. RAMAN SPECTROSCOPY MEASUREMENT OF SILICON RESIDUAL STRESS

When a photon interacts with matter, an electron-hole pair can be created if the incident photon has a high enough energy. The electron will then relaxes to a lower energy state through radiative transition. In the case of Rayleigh scattering, this lower energy state is the same as the electron's initial state. However, in some cases, a phonon can be generated (Stokes) or absorbed (anti-Stokes). This phonon is caused by lattice vibrations in the system. Raman spectroscopy measures these lattice vibrations, more specifically the optical modes [20], [21].

In the case of Si, where the crystal structure is zinc-blend [22], the optical phonons are excited at the Γ point of the Brillouin zone. The typical Raman spectrum of Si at room temperature displays a first order peak at $\sim 520 \text{ cm}^{-1}$ and two second order peaks at 300 cm^{-1} and 950 cm^{-1} [23]. The peak position varies with temperature at a rate between -0.02 to $-0.03 \text{ cm}^{-1}/^\circ\text{C}$ in the $300\text{-}600^\circ\text{C}$ range [24]. The first order peak is caused by a single-phonon process and its full width at half maximum is $\sim 5 \text{ meV}$. In the absence of stress, it is located at 520 cm^{-1} [25], [26] and corresponds to the energy of the optical phonon at Γ ($\sim 65 \text{ meV}$). The second order peaks at 300 cm^{-1} and 950 cm^{-1} are due to two-phonon processes [23], [26], [27]. In this work, we focus on the first order peak. Stress, whether of mechanical or thermal origin, has an impact on the position of the Raman peaks.

There are two methods to extract information on the Si stress from Raman spectroscopy. The first method allows the full interpretation of the stress components of the experimental values, but it necessitates to calculate the strain tensor elements at various points in the Si using an analytical model or a finite element analysis and to compare the results to the experimental values [28]–[32]. The second method uses a simple and more straightforward method. Although it does not allow the interpretation of the stress components, it is the most often used method in the literature to study and compare the thermomechanical behavior of a TSV [31], [33]. In this method, for the TSV configuration, we assume a biaxial stress [30], [31], [34]. It was shown that the axial stress σ_z is negligible near the surface of the silicon [35]. As the 473nm excitation photons are absorbed in the first ~ 1 to $2 \mu\text{m}$ from the surface, it is justifiable to neglect the axial component resulting in the linear relation with the sum of the two in-plane stress normal components σ_r and σ_θ . In the silicon surrounding TSVs, these components are known to be of comparable magnitude but of opposite signs (exact in Lamé's equations for an infinite volume of silicon). The biaxial stress $(\sigma_r + \sigma_\theta)$ is thus expected to be small regardless of the magnitude of the individual components. Using the deformation potentials, the wavenumber difference between the Raman peak of the material with and without stress $\Delta\omega$ is given by

$$\Delta\omega = \frac{1}{2\omega_0} [pS_{12} + q(S_{11} + S_{12})](\sigma_r + \sigma_\theta). \quad (7)$$

where p , q , S_{11} and S_{12} are material constants, and σ_r and σ_θ , the radial and tangential stress [30]. Hence, considering accepted values [34] the biaxial stress is given by

$$(\sigma_r + \sigma_\theta) = -500 \times 10^6 \Delta\omega. \quad (8)$$

where $\Delta\omega$ is given in cm^{-1} and the stress in MPa. Note that the Raman peak shifts towards the higher wavenumbers in the case of compressive stress, and towards the lower wavenumbers in the case of tensile stress. Using Eq. 8, the Si stress surrounding the Cu TSV can be estimated using Raman spectroscopy.

IV. EXPERIMENT

A. TSVs Samples Fabrication

In order to compare SiO_2 insulated TSVs to P4VP insulated TSVs, two series of samples were fabricated using 8-inch p -doped Si (100) wafers. Both of them followed the fabrication process flow described in Fig. 2.

First, a DRIE Bosch process was used to etch a periodic array of HAR TSVs [36] of $5 \mu\text{m}$ diameter by $50 \mu\text{m}$ depths on both wafers. Then, prior to any metallization process, both wafers were prepared using the so-called RCA clean [2]. First, a Standard Clean 1 (SC-1) (a mixture of H_2O_2 , NH_4OH and H_2O) was performed to remove organic residues and particles from the Si substrate. Then, the sample was immersed in diluted HF to remove the native SiO_2 of the exposed Si surface. Finally, we did a Standard Clean 2 (SC-2), (a mixture of HCl , H_2O and H_2O_2) to remove the remaining metal contaminants. This process creates a thin SiO_2 layer, up to $\sim 10 \text{ \AA}$ thick [37]. Between each cleaning steps, the wafers were rinsed using DI water.

The HAR TSVs of the first wafer were insulated with electrografted P4VP. The electrografting of P4VP was realized using aveni's eG^{3D} Isolation solutions [15]. This process was done in a dedicated production tool present at the MiQro Innovation Collaborative Center (C2MI). After the electrografting process, the sample was dried under N_2 before annealing at 200°C also under N_2 . The HAR TSVs of the second wafers were insulated by a thermal SiO_2 layer grown at $1,100^\circ\text{C}$. The resulting TSVs are shown in Fig. 3.

The TSVs were then metallized (Cu diffusion barrier layer and Cu filling) using identical process also in a dedicated production tool presents at C2MI. For both wafers, a conductive NiB barrier layer was deposited by chemical grafting using aveni's eG^{3D} Barrier chemical solutions [15]. This electroless process created strong chemical bonds between the dielectric (P4VP or SiO_2) and the NiB layer with equivalent barrier properties than TiN [14], [38]. Finally, bottom-up Cu electrografting was realized using the conducting NiB barrier layer as seed layer with aveni's eG^{3D} fill chemical solutions [15]. A last annealing was realized at 250°C under H_2/N_2 for 20 minutes. At the end of the TSV metallization process, a Cu overburden layer was present on the surface. The Cu overburden was then removed from the Si surface by Chemical and Mechanical Planarization (CMP), using a 50 nm diameter colloidal silica with benzotriazole (BTA) as corrosion inhibitor and a R&D slurry.

B. Raman Spectroscopy Measurement

The Raman measurements were performed at room temperature using a Horiba system equipped with a modified Olympus BX-41 confocal microscope having a 0.9 NA

objective 100 $\times$, a solid-state blue Cobolt 04-01 laser (473.2 nm excitation), and a Synapse Back-Illuminated DeepDepletion 1024 $\times$ 256 CCD detector. A focus spot of 0.6 μm in diameter was obtained, giving a spatial resolution of 0.3 μm . The laser power was varied between 10.5 mW and 1.08 mW for the laser power study. For the stress analysis, a value of 1.08 mW was used. The penetration depth of the laser radiation in the Si samples is ~ 800 nm. The scan lines on both types of sample were realized along the Si (100) crystallographic direction.

V. MEASUREMENTS AND RESULTS

Fig. 3 presents the two types of TSVs studied after the insulation process with either a) thermal SiO₂ or b) and c) electrografted P4VP. The thermally grown SiO₂ dielectric layer is highly conformal with a thickness ranging from ~ 110 to 130 nm. Fig. 3 b) and c) show that the walls of the P4VP insulated TSV are grafted with the polymer. The electrografted P4VP follows closely the textured walls of the TSV. This excellent uniformity is due to the electro-initiated mechanism [39] of electrografting process. The top of the TSV wall is covered with ~ 100 nm of P4VP and the bottom of the TSV is covered with ~ 80 nm of P4VP, which corresponds to an excellent step coverage of 80% (ratio between the thickness of the insulator on the bottom and the top of the TSV).

At the end of the metallization process (Fig. 4 a), the TSVs are filled without any visible defect and a ~ 3 μm thick Cu overburden is present at the surface of the samples. The CMP process successfully removed the Cu overburden, leaving the top of the TSV with a smooth Cu surface (Fig. 4 b). A thin black region is visible between the Cu and the Si substrate corresponding to the insulating material. Small scratches are present on the Si surface, and are attributed to the SiO₂ nanoparticles used during the CMP process.

This result attests to the capability of the *avéni* wet metallization process flow to fully metalize HAR TSVs of 5 μm diameter and 50 μm depths as described in the literature [15], [17]. After the CMP process, Raman spectra were taken on the Si substrate to measure the stress in induced silicon.

The first step consisted of determining the laser power to use. The laser used for the Raman measurements can induce local heating and thus shift the Raman peak. This shift cannot be differentiated from the shift induced thermomechanically and must therefore be minimized. The effect of the laser power on the Si Raman peak shift was studied, as presented in Fig. 5.

We can see that as the laser power decreases from 9.02 to 0.101 mW, the Raman peak shifts towards the higher wavenumbers by 0.23 cm^{-1} corresponding to a temperature increase of $\sim 10^\circ\text{C}$. There is no important shift between the two lower laser intensity Si peak positions. Nevertheless, as the laser intensity is decreasing, the Si peak position uncertainty is increasing. For these reasons, the measurements were performed with a laser power of ~ 1 mW, to limit the thermal contribution of the laser intensity and to limit the Si peak position uncertainty. A laser power of ~ 1 mW is a common power value used for Si stress investigation [13], [40].

Fig. 6 presents a typical Si Raman spectrum centered at the expected first order Si peak (~ 520 cm^{-1}). The measurement was taken on the bare Si substrate, far from the TSV, to serve as a

reference. Its precise position was determined using a Lorentzian function fit, with a resolution of ~ 0.05 cm^{-1} inferring according to Eq. 8 a stress resolution of ~ 25 MPa. The Si peak wavenumber shift around the TSV was investigated using this method, for both SiO₂ insulated TSVs and P4VP insulated TSVs. Raman spectra were measured from the edge of the TSVs to the bare Si substrate. For each analyzed TSV, the reference wavenumber ω_0 was estimated from the average Si peak position far from the TSV where the stress is expected to be zero. Several devices were measured to ensure reproducibility.

Fig. 7 shows that, in the case of the SiO₂ insulated TSVs, the Si Raman peak shifts towards the lower wavenumbers towards the edges of the TSVs. This implies the presence of a tensile stress ($\Delta\omega_0 < 0$) in the immediate vicinity of the TSV. According to equation (8), the corresponding stress was calculated for each position and is presented in Fig. 8. Note that for greater clarity the measurements of left side of the TSV are here folded onto those of the right side. To further the analysis, we also plot as grey area the 95% prediction interval considering the measurements as a sample of duplicate measurements of the zero-stress background. The interval was calculated using the data collected 3 μm away from the TSVs edge, where the silicon is supposed to be stress free. Thus, the distribution of the data is representative of the statistical variation of the zero-stress background.

As expected, these measurements show an increase in the tensile stress as we move closer to the TSVs up to a maximum value of 180 MPa at the edges, over the 95% prediction interval. The distance over which the stress in Si relaxes (~ 1.5 μm) is in the same range than that of HAR TSVs insulated using a polymeric compound, where the stress is estimated using the similar Eq. 8 [33]. As the spatial resolution of the system is ~ 0.3 μm , it is difficult to measure with precision the evolution of the stress within 1.5 μm . Moreover, the Raman signal becomes noisy closer to the Si/TSV interface due to the loss of the laser intensity in the Si. Interpretation of the stress values close to the TSV edge must be done with caution.

For SiO₂ insulated TSVs, the residual Si stress could have three possible origins. At the end of the metallization process, the last annealing (250 $^\circ\text{C}$) expands the Cu resulting in a compressive stress in the Si due to their CTE mismatch. Above 200 $^\circ\text{C}$, Cu may develop plasticity reducing the stress in the TSV [7]. When cooling down, and back at room temperature, the contraction of the Cu would cause a tensile stress in the surrounding Si. Another source of the residual Si stress could be the thermal oxidation process of the TSV hole that forms the insulator. It could be due to the difference of CTE between SiO₂ and Si for the same reason as above. A last source is discussed in [12] where the authors gave clear evidence that residual Si stress existing around a metalized TSV is not only due to CTE mismatch between Cu and Si but also from a pre-existing stress present before the TSV Cu filling. They suspect this pre-existing stress to be originating from the thermal growth technique of the oxide insulator.

As shown in Fig. 9, the case of P4VP is significantly different. Only few measurement points, mainly close to the TSVs, stand out of what could be considered as background. We clearly see that all but 6 of the 65 measurements are inside the

95% prediction interval and thus, could be explained by the statistical dispersion of the measurements around their mean value. Moreover, the three highest measurements are located within 1.5 μm from the TSV edge, it is likely that they show the presence of a small stress of approximately 40 MPa. For the reasons already discussed above, such low stress close to the TSV edge must be interpreted with caution.

VI. DISCUSSION

We conclude that, if existing, the stress close to the P4VP insulated TSV edge is considerably lower compared to SiO_2 insulated TSVs. This observation is of great interest, as it clearly shows that with the use of the electrografted P4VP, the residual Si stress at the edges of the TSV is dramatically reduced compared to SiO_2 insulated TSVs.

We will now discuss main phenomena leading to the reduction of the residual Si stress with the use of P4VP relating to two of its properties: 1) low Young's modulus and 2) viscoelastic relaxation.

We already mentioned that by considering the material properties of SiO_2 and P4VP in Table I and the simple model of Eq. 1, we can show that the residual stress expected in P4VP insulated TSVs is reduced to half of SiO_2 case. Furthermore, as the electrografting process is realized at room temperature, we expect the zero-stress temperature to be rather low (at least before the final anneal) and thus ΔT at room temperature. We leave the discussion on the impact of the final anneal at 250°C to the next paragraph. This case of thermal SiO_2 formed above 400°C is quite opposite. A quantitative agreement is likely out of reach for many reasons. As mentioned, the mechanical properties of polymers are rather peculiar. Also, their properties in confined thin films (200 nm in this case) are certainly not those of the same bulk material. Their study and characterization in these conditions are very complex [41]. Nevertheless, we believe that the large Young's modulus ratio between Si and polymers (typically more than one order of magnitude) is a dominant contribution.

The metallization process of the TSV includes a 250°C annealing step after the filling with Cu. This temperature is above the expected glass transition temperature of P4VP below 200°C, relatively close to its bulk value [42], [43]. Our hypothesis is that T_g is reached during the final annealing of the TSV. Even if the polymer is confined between the Cu filling and the Si substrate, the polymer's chains can reconfigure between reticulation points: there is a viscoelastic relaxation of the stress through self-reorganization of the P4VP chains. The polymer would therefore act as a buffer layer and reconfigure itself to absorb the stress. After cool down, once below T_g , the mechanisms that lead to stress in TSV come into play again. This occurring at a lower temperature than that common to SiO_2 process, we expect the residual stress to be lower and further reduced by the low Young's modulus of P4VP.

VII. CONCLUSION

We have fabricated two series of HAR TSV of identical geometry (5 μm diameter by 50 μm deep), one with polymer (P4VP) as insulator and the other with a thermal SiO_2 as insulator to serve as reference. All process steps are identical except for those forming the insulator layer. We used Raman

spectroscopy to make the first measurements of the residual stress in Si around P4VP insulated HAR TSVs. While we measured stress around SiO_2 insulated TSVs (>100 MPa), we were not able to measure any significant stress around P4VP. We estimate that if present, the residual stress in the latter case is below 40 MPa. Complementary Finite Element Analysis will be realized in the further experiments to give a more accurate interpretation of the measurements results. We propose that this drastic reduction is due to the very low Young's modulus of P4VP and speculate on the possible role of a low temperature glass transition and viscoelastic properties to further reduce stress. So far, it has not been possible to properly measure the glass transition temperature of P4VP and to characterize its material properties above it.

We demonstrated that the use of a polymer as insulator, P4VP in this case, nearly eliminates the residual stress in Si around HAR TSVs. We further show that the full wet metallization process flow based on electrografting to form the P4VP insulator is perfectly suited for low stress HAR TSV.

These results are promising as the process could mitigate present technical limitations in terms of thermomechanical reliability and integration density of a microsystem. In particular, we believe that the KOZ around TSV due to the thermomechanical stress only could be strongly reduced.

Finally, the electrografted P4VP layer could be used in a wide range of applications confronted to thermo-mechanical issues and where highly conformal layer is needed.

ACKNOWLEDGMENT

The authors would like to thank, S. Ecoffey, C. Mireault and J. Plathier for their contribution. This work was performed at the Université de Sherbrooke, the Institut National de la Recherche Scientifique (INRS) and MiQro Innovation Collaborative Center (C2MI) supported by grants from the Natural Sciences and Engineering Research Council of Canada (NSERC), PRIMA, MITACS and PROMPT. We thank our industrial collaborators Teledyne DALSA Semiconductor and avari. We finally thank the reviewers for their contributions at improving the completeness of this paper.

REFERENCES

- [1] J. U. Knickerbocker, P. S. Andry, B. Dang, R. R. Horton, M. J. Interrante, C. S. Patel, R. J. Polastre, K. Sakuma, R. Sirdeshmukh, E. J. Sprogis, S. M. Sri-Jayantha, A. M. Stephens, A. W. Topol, C. K. Tsang, B. C. Webb, and S. L. Wright, "Three-dimensional silicon integration," *IBM J. Res. Dev.*, vol. 52, no. 6, pp. 553–569, Nov. 2008.
- [2] Philip Garrou, S. Vitkavage, and S. Arkalgud, "Drivers for 3D Integration," in *Handbook of 3D integration*, 1st Editio., Philip Garrou, C. Bower, and P. Ramm, Eds. WILEY-VCH Verlag GmbH & Co. KGaA, 2008, pp. 13–23.
- [3] A. Agarwal, R. B. Murthy, V. Lee, and G. Viswanadam, "Polysilicon interconnections (FEOL): Fabrication and characterization," in *2009 11th*

Electronics Packaging Technology Conference, 2009, pp. 317–320.

- [4] G. Pares, N. Bresson, S. Minoret, V. Lapras, P. Brianceau, J. F. Lugand, R. Anciant, and N. Sillon, “Through Silicon Via technology using tungsten metallization,” in *2011 IEEE International Conference on IC Design & Technology*, 2011, pp. 1–4.
- [5] B.-L. Berube, V.-P. Rheume, S. Parent, L. Maurais, A. C. Therrien, P. Charette, S. A. Charlebois, R. Fontaine, and J.-F. Pratte, “Implementation Study of Single Photon Avalanche Diodes (SPAD) in 0.8 micrometre HV CMOS Technology,” *IEEE Trans. Nucl. Sci.*, vol. 62, no. 3, pp. 710–718, Jun. 2015.
- [6] E. T. Ogawa, Ki-Don Lee, V. a. Blaschke, and P. S. Ho, “Electromigration reliability issues in dual-damascene Cu interconnections,” *IEEE Trans. Reliab.*, vol. 51, no. 4, pp. 403–419, Dec. 2002.
- [7] S. K. Ryu, K. H. Lu, T. Jiang, J. H. Im, R. Huang, and P. S. Ho, “Effect of thermal stresses on carrier mobility and keep-out zone around through-silicon vias for 3-D integration,” *IEEE Trans. Device Mater. Reliab.*, vol. 12, no. 2, pp. 255–262, 2012.
- [8] A. Heryanto, W. N. Putra, A. Trigg, S. Gao, W. S. Kwon, F. X. Che, X. F. Ang, J. Wei, R. I Made, C. L. Gan, and K. L. Pey, “Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication,” *J. Electron. Mater.*, vol. 41, no. 9, pp. 2533–2542, Sep. 2012.
- [9] K. H. Lu, X. Zhang, S. K. Ryu, J. Im, R. Huang, and P. S. Ho, “Thermo-mechanical reliability of 3-D ICs containing through silicon vias,” *Proc. - Electron. Components Technol. Conf.*, pp. 630–634, 2009.
- [10] J.-S. Yang, K. Athikulwongse, Y.-J. Lee, S. K. Lim, and D. Z. Pan, “TSV stress aware timing analysis with applications to 3D-IC layout optimization,” *Proc. 47th Des. Autom. Conf. - DAC '10*, p. 803, 2010.
- [11] Zhaohui Chen, Xiaohui Song, and Sheng Liu, “Thermo-mechanical characterization of copper filled and polymer filled tsvs considering nonlinear material behaviors,” in *2009 59th Electronic Components and Technology Conference*, 2009, pp. 1374–1380.
- [12] Y. Zhu, K. Ghosh, H. Y. Li, Y. Lin, C. S. Tan, and G. (Maggie) Xia, “On the origins of near-surface stresses in silicon around Cu-filled and CNT-filled through silicon vias,” *Semicond. Sci. Technol.*, vol. 31, no. 5, p. 55008, May 2016.
- [13] F. Le Texier, J. Mazuir, M. Su, L. Castagné, J. C. Souriau, J. L. Liotard, M. Saadaoui, and K. Inal, “Effect of TSV density on local stress concentration: Micro-Raman spectroscopy measurement and Finite Element Analysis,” *Microelectronic Engineering*, vol. 106, pp. 139–143, Jun-2013.
- [14] C. Truzzi, F. Raynal, and V. Mevellec, “Wet-process deposition of TSV liner and metal films,” in *2009 IEEE International Conference on 3D System Integration*, 2009, pp. 1–6.
- [15] F. Raynal, “Integration of Electrografted Layers for the Metallization of Deep Through Silicon Vias,” in *Electroplating*, Darwin Sebayang, Ed. InTech, 2012.
- [16] V. Mevellec, D. Suhr, T. Dequivre, and F. Raynal, “Electrografted insulator layer as copper diffusion barrier for TSV interposers,” *Addit. Conf. (Device Packag. HiTEC, HiTEN, CICMT)*, vol. 2013, no. DPC, pp. 001051–001084, Jan. 2013.
- [17] T. Dequivre, E. Al Alam, G. M. Brisard, J.-F. Pratte, and S. A. Charlebois, “Electrografted P4VP for High Aspect Ratio Copper TSV Insulation in Via-Last Process Flow,” *ECS J. Solid State Sci. Technol.*, vol. 5, no. 6, pp. 340–344, 2016.
- [18] S. X. Zhang, S. W. R. Lee, L. T. Weng, and S. So, “Characterization of copper-to-silicon diffusion for the application of 3D packaging with through silicon vias,” in *2005 6th International Conference on Electronic Packaging Technology*, 2005, pp. 51–56.
- [19] C. S. Selvanayagam, J. H. Lau, X. Zhang, S. K. W. Seah, K. Vaidyanathan, and T. C. Chai, “Nonlinear thermal stress/strain analyses of copper filled TSV (Through Silicon Via) and their flip-chip microbumps,” *IEEE Trans. Adv. Packag.*, vol. 32, pp. 720–728, 2009.
- [20] C. Kittel and D. F. Holcomb, “Introduction to Solid State Physics,” *Am. J. Phys.*, vol. 35, no. 6, pp. 547–548, Jun. 1967.
- [21] N.W. Ashcroft; N.D. Mermin, *Solid State Physics*. Philadelphia: Saunders College, 1976.
- [22] P. A. Temple and C. E. Hathaway, “Multiphonon Raman spectrum of silicon,” *Phys. Rev. B*, vol. 7, no. 8, p. 3685, 1971.
- [23] J. H. Parker Jr., D. W. Feldman, and M. Ashkin, “Raman scattering by silicon and germanium,” *Phys. Rev.*, vol. 155, no. 3, p. 712, 1967.
- [24] X. Tang, Y. Yue, X. Chen, and X. Wang, “Sub-wavelength temperature probing in near-field laser heating by particles,” *Opt. Express*, vol. 20, no. 13, p. 14152, Jun. 2012.
- [25] I. Iatsunskyi, G. Nowaczyk, S. Jurga, V. Fedorenko,

- M. Pavlenko, and V. Smyntyna, "One and two-phonon Raman scattering from nanostructured silicon," *Opt. - Int. J. Light Electron Opt.*, vol. 126, no. 18, pp. 1650–1655, 2015.
- [26] P. G. Klemens, "Anharmonic decay of optical phonon in diamond," *Phys. Rev. B*, vol. 11, pp. 3206–3207, 1975.
- [27] B. A. Weinstein and M. Cardona, "Two-phonon Raman spectra of Si and GaP," *Solid State Commun.*, vol. 10, no. 10, pp. 961–965, 1972.
- [28] S. K. Ryu, Q. Zhao, M. Hecker, H. Y. Son, K. Y. Byun, J. Im, P. S. Ho, and R. Huang, "Micro-Raman spectroscopy and analysis of near-surface stresses in silicon around through-silicon vias for three-dimensional interconnects," *J. Appl. Phys.*, vol. 111, 2012.
- [29] Q. Zhao, J. Im, R. Huang, and P. S. Ho, "Extension of micro-Raman spectroscopy for full-component stress characterization of TSV structures," in *2013 IEEE 63rd Electronic Components and Technology Conference*, 2013, pp. 397–401.
- [30] I. De Wolf, "Micro-Raman spectroscopy to study local mechanical stress in silicon integrated circuits," *Semicond. Sci. Technol.*, vol. 11, no. 2, pp. 139–154, Feb. 1996.
- [31] I. De Wolf, "Raman Spectroscopy Analysis Of Mechanical Stress Near Cu-TSVs," in *AIP Conf. Proc. 1378*, 138-149, 2011, vol. 138, no. 1, pp. 138–149.
- [32] D. Vogel, E. Auerswald, J. Auersperg, P. Bayat, R. D. Rodriguez, D. R. T. Zahn, S. Rzepka, and B. Michel, "Stress analyses of high spatial resolution on TSV and BEoL structures," *Microelectron. Reliab.*, vol. 54, no. 9–10, pp. 1963–1968, Sep. 2014.
- [33] K. Ghosh, J. Zhang, L. Zhang, Y. Dong, H. Li, C. M. Tan, G. Xia, and C. S. Tan, "Integration of Low-k Dielectric Liner in Through Silicon Via and Thermomechanical Stress Relief," *Appl. Phys. Express*, vol. 5, no. 12, p. 126601, Nov. 2012.
- [34] W. S. Yoo, J. H. Kim, and S. M. Han, "Multiwavelength Raman characterization of silicon stress near through-silicon vias and its inline monitoring applications," *J. Micro/Nanolithography, MEMS, MOEMS*, vol. 13, no. 1, p. 11205, Feb. 2014.
- [35] S.-K. Ryu, K.-H. Lu, X. Zhang, J.-H. Im, P. S. Ho, and R. Huang, "Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects," *IEEE Trans. Device Mater. Reliab.*, vol. 11, no. 1, pp. 35–43, Mar. 2011.
- [36] A. Yu, J. H. Lau, S. W. Ho, A. Kumar, W. Y. Hnin, W. S. Lee, M. C. Jong, V. N. Sekhar, V. Kripesh, D. Pinjala, S. Chen, C. F. Chan, C. C. Chao, C. H. Chiu, C. M. Huang, and C. Chen, "Fabrication of high aspect ratio TSV and assembly with fine-pitch low-cost solder microbump for Si interposer technology with high-density interconnects," *IEEE Trans. Components, Packag. Manuf. Technol.*, vol. 1, no. 9, pp. 1336–1344, 2011.
- [37] K. Tsunoda, E. Ohashi, and S. Adachi, "Spectroscopic characterization of naturally and chemically oxidized silicon surfaces," *J. Appl. Phys.*, vol. 94, no. 9, p. 5613, 2003.
- [38] D. Suhr, J. Gonzales, I. Bispo, F. Raynal, C. Truzzi, S. Lerner, and V. Mévellec, "Through Silicon Via metallization: A novel approach for insulation/barrier/copper seed layer deposition based on wet electrografting and chemical grafting technologies," *MRS Fall Meet.*, 2008.
- [39] D. Bélanger and J. Pinson, "Electrografting: a powerful method for surface modification," *Chem. Soc. Rev.*, vol. 40, no. 7, pp. 3995–4048, Jul. 2011.
- [40] F. Le Texier, J. Mazuir, M. Su-Yin, M. Saadaoui, J.-L. Liotard, and K. Inal, "Investigation of local stress around TSVs by micro-Raman spectroscopy and finite element simulation," in *2011 IEEE International Interconnect Technology Conference*, 2011, pp. 1–3.
- [41] S. G. Isaacson, K. Lionti, W. Volksen, T. P. Magbitang, Y. Matsuda, R. H. Dauskardt, and G. Dubois, "Fundamental limits of material toughening in molecularly confined polymers," *Nat. Mater.*, vol. 15, no. 3, pp. 294–298, Nov. 2015.
- [42] N. E. Zander, J. a Orlicki, and A. M. Rawlett, "Thermal and FTIR Characterization of Poly (4-vinylpyridine) Crosslinked with Metal Salts," *Mater. Res.*, no. March, 2010.
- [43] S. W. Kuo, C. H. Wu, and F. C. Chang, "Thermal properties, interactions, morphologies, and conductivity behavior in blends of poly(vinylpyridine)s and zinc perchlorate," *Macromolecules*, vol. 37, no. 1, pp. 192–200, 2004.

Table:

TABLE I
COMPARISON OF MECHANICAL PROPERTIES BETWEEN P4VP [16],
SiO₂ BASED MATERIALS AND COPPER

Parameters	SiO ₂	P4VP[16]	Cu
Mechanical behavior	Elastic	Viscoelastic	Elastic
$E @ T = 20\text{ }^{\circ}\text{C}$	75-120 GPa	3.4 GPa	120 GPa
$E @ T > T_{g, P4VP}$		$100-1 \times 10^{-3}$ GPa	
CTE	0.5 ppm/ $^{\circ}\text{C}$	30 ppm/ $^{\circ}\text{C}$	17.7 ppm/ $^{\circ}\text{C}$
Residual Stress @ 200nm	100 MPa	10 MPa	

Figures:

Fig. 1. Definition of the axes, stress components and geometrical parameters.

Fig. 2. Sample fabrication process flow prior to Raman spectroscopy measurements.

Fig. 3. SEM cross section of TSVs with insulator material: a) SiO_2 and b-c) P4VP. Top b) and bottom c) of the TSV with P4VP.

Fig. 4. a), cross section SEM picture of a 5 μm diameter and 50 μm depth TSV after the wet metallization process using P4VP as an insulator. b), top view SEM picture of a 5 μm diameter and 50 μm depth TSV after Cu overburden CMP.

Fig. 5. Si peak position as a function of laser power. Measures taken after 3s exposition to the laser.

Fig. 6. Typical Raman spectrum obtained on the Si sample.

Fig. 7. Typical evolution of the Si peak shift around a SiO₂ insulated TSV.

Fig. 8. Residual Si stress ($\sigma_r + \sigma_e$) measurements around SiO₂ insulated TSV of 5 μ m diameter. Square, circle and triangle symbols are used for three different TSVs. Empty and filled symbols are used to differentiate measurements taken at two opposite sides of the TSV. The horizontal grey area defines the 95 % prediction interval.

Fig. 9. Residual Si stress ($\sigma_r + \sigma_e$) measurement around electrografted P4VP insulated 5 μ m diameter TSVs. Square, circle and triangle symbols are used for three different TSVs. Empty and filled symbols are used to differentiate measurements taken at two opposite edges of a TSV. The horizontal grey area defines the 95 % prediction interval.