Graphene nanomesh transistor with high on/off ratio and good saturation behavior
Salim Berrada, Viet Hung Nguyen, Damien Querlioz, Jérôme Saint-Martin, Alfonso Alarcón, Christophe Chassat, Arnaud Bournel, Philippe Dollfus

To cite this version:
Salim Berrada, Viet Hung Nguyen, Damien Querlioz, Jérôme Saint-Martin, Alfonso Alarcón, et al.. Graphene nanomesh transistor with high on/off ratio and good saturation behavior. Applied Physics Letters, American Institute of Physics, 2013, 103 (18), 10.1063/1.4828496 . hal-01910209

HAL Id: hal-01910209
https://hal.archives-ouvertes.fr/hal-01910209
Submitted on 17 Jul 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Graphene nanomesh transistor with high on/off ratio and good saturation behavior
Salim Berrada, Viet Hung Nguyen, Damien Querlioz, Jérôme Saint-Martin, Alfonso Alarcón, Christophe Chassat, Arnaud Bournel, and Philippe Dollfus

Citation: Appl. Phys. Lett. 103, 183509 (2013); doi: 10.1063/1.4828496
View online: https://doi.org/10.1063/1.4828496
View Table of Contents: http://aip.scitation.org/toc/apl/103/18
Published by the American Institute of Physics

Articles you may be interested in
Disorder effects on electronic bandgap and transport in graphene-nanomesh-based structures

Direct growth of graphene nanomesh using a Au nano-network as a metal catalyst via chemical vapor deposition

DNA-decorated graphene nanomesh for detection of chemical vapors

Transfer patterning of large-area graphene nanomesh via holographic lithography and plasma etching

High-efficiency graphene nanomesh magnets realized by controlling mono-hydrogenation of pore edges

SU-8 doped and encapsulated n-type graphene nanomesh with high air stability

Sensors, Controllers, Monitors
from the world leader in cryogenic thermometry

Lake Shore Cryotronics
Graphene nanomesh transistor with high on/off ratio and good saturation behavior

Salim Berrada,1,a) Viet Hung Nguyen,1,2,b) Damien Querlioz,1 Jérôme Saint-Martin,1 Alfonso Alarcón,1 Christophe Chassat,1 Arnaud Bournel,1 and Philippe Dollfus1,a)

1Institute of Fundamental Electronics (IEF), Univ. Paris-Sud, CNRS, UMR 8622 Orsay, France
2Institute of Physics, Center for Computational Physics, Vietnamese Academy of Science and Technology, Hanoi, Vietnam

(Received 6 August 2013; accepted 14 October 2013; published online 31 October 2013)

We investigate the device operation and performance of transistors based on a graphene nanomesh lattice. By means of numerical simulation, we show that this device architecture allows suppressing the chiral tunneling, which reduces drastically the off current and enhances the on/off ratio compared to the pristine graphene counterpart. Additionally, a good saturation of current can be reached in the thermionic regime of transport. Though reduced compared to the case of pristine transistors, the transconductance and the cutoff frequency are still high. Above all, the nanomesh transistors outperform their pristine graphene counterpart in terms of voltage gain and maximum oscillation frequency. © 2013 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4828496]

The exceptional intrinsic electronic properties of graphene as high carrier mobility1,2 and high critical current density3 make this material an excellent candidate for high-frequency applications.4 Graphene transistors operating in the radio-frequency range have been demonstrated with graphene reported on sapphire substrate5 or with Chemical-Vapor-Deposition (CVD)-grown graphene reported on diamond-like carbon substrate.6,7 Intrinsic cut-off frequencies above 300 GHz and 400 GHz have been reached with a 40 nm top-gate transistor on graphene epitaxially grown on SiC7 and with self-aligned transistors obtained by transferred gate stacks,8 respectively. A record maximum oscillation frequency of 70 GHz has been recently reported for transistors with epitaxial graphene grown on the C-face of SiC.9 However, with a view to many analogue applications, the characteristics of graphene transistors are severely affected by a poor saturation of current leading to rather small voltage gain. Additionally, the lack of bandgap in graphene is known to make it difficult to turn off the current, which leads to $I_{ON}/I_{OFF}$ ratios lower than 10, i.e., unacceptably small for digital applications. Different options have been proposed to overcome this limitation with alternative device concepts as a tunneling transistor based on vertical heterostructures,10 a gate-controlled Schottky barrier transistor,11 a hot-electron transistor12 or a transistor with physical gap designed on an impact-ionized Si Metal-Oxide-Semiconductor structure.13 To improve the off-state behavior in more conventional field-effect architecture, it is necessary to open a bandgap in graphene.

The most common approach consists in cutting 2D graphene sheets into 1D narrow nanoribbons (GNRs). By using Ni nanobars to grow GNRs, it has been possible to design GNR field-effect transistors (GNRFETs) with high on/off ratio at low temperature.14 However, for the bandgap to be significant, the GNR width should be smaller than 3 nm, which is difficult to achieve. Such small width gives rise to problems of reproducibility and edge disorder control.15,16 Additionally, it provides limited driving current. Opening bandgap in 2D graphene sheets is theoretically possible in the case of Bernal stacking of graphene on hexagonal boron-nitride (BN) sheet. Bandgaps of 53 meV and 100 meV have been predicted17,18 and may even increase up to more than 200 meV under external pressure.19,20 Additionally, when graphene is reported on h-BN, the interface is clean enough to make the mobility almost as high as in suspended graphene,20 which should allow reaching ballistic transport at room temperature. In the case of Bernal-stacking bilayer graphene, the vertical electric field that can be induced in a double-gate structure may generate a controllable bandgap of up to 250 meV.21,22 Bilayer graphene transistors have shown an improved saturation behavior.23 The possibility to open a bandgap in nitrogen-doped graphene has been also demonstrated recently.24 Alternatively, the opening of a bandgap in large sheets of graphene has been demonstrated by punching a high-density array of periodic nanoholes.25,26 Depending on the neck width, the meshing orientation and the shape of holes, bandgaps higher than 0.5 eV could be achieved.27,28 Some authors have investigated quite systematically the bandgap opening in such perfect graphene nanomesh (GNM) lattices,29,30 and suggested some scaling rules, showing a strong sensitivity to the hole shape and lattice orientation. However, the unavoidable effect of disorder has been shown to reduce strongly the sensitivity to the hole shape and to simplify the scaling rule in the form $E_G = x/W_{nw}$,28 where $x$ is a constant and $W_{nw}$ is the neck width, in agreement with experimental data.26 It opens new routes of band structure engineering for graphene applications, including tunnel diodes,31 waveguides,32 and magnetic structures.33 In principle, this method offers the additional advantage of making possible to generate position-dependent bandgaps, i.e., to introduce a bandgap only in regions of the graphene sheet where it is useful for device optimization without degrading strongly the transport.

---

a)Authors to whom correspondence should be addressed. Electronic addresses: salim.berrada@u-psud.fr and philippe.dollfus@u-psud.fr
b)Present address: L_Sim, SP2M, UMR-E CEA/UJF-Grenoble 1, INAC, Grenoble, France.
properties. Here, we exploit this possibility by introducing a GNM section in the gated part of short-channel graphene FETs. It allows us to suppress efficiently the chiral tunneling through the gate-induced potential barrier and to enhance drastically the $I_{ON}/I_{OFF}$ ratio compared to pristine graphene FET. Improved saturation behavior and good high frequency parameters are also obtained.

Our model is based on a nearest-neighbor tight-binding (TB) Hamiltonian to describe the graphene honeycomb lattice, using $t = 2.7$ eV as hopping energy. For large graphene sheets with uniform or nanomesh lattice, where the lateral width of the device can be considered to be much larger than the channel length, the width direction $y$ can be considered through Bloch periodic boundary conditions. The lattice is then split into unit cells and by Fourier transform along the Oy direction, the 2D TB Hamiltonian is rewritten in the form of the sum of decoupled 1D Hamiltonians $\hat{H}_{1D}(k_y)$ for each discretized value of wave vector $k_y$. The Green’s functions of these Hamiltonians are solved in the ballistic limit self-consistently with the 3D Poisson’s equation, which gives us the steady-state momentum- and energy-dependent transmission probabilities $T(E, k_y)$. The current is finally computed from the Landauer equation as

$$I = \frac{e}{\pi h} \int_{-\infty}^{\infty} dE \int_{BZ} dk_y T(E, k_y) [f_S(E) - f_D(E)],$$

where $f_S(D)(E)$ is the source(drain) Fermi distribution function and the integral over $k_y$ is performed in the first Brillouin zone.

The simulated devices are schematized in Fig. 1. The monolayer graphene sheet is assumed to lie on a h-BN substrate, which is known to lead to high mobility and mean free path and makes the ballistic approximation justified. The source and drain access regions are assumed to be electrostatically doped by a back gate up to an N-type density of $10^{13}$ cm$^{-2}$. The 30 nm-long gated region is made of GNM lattice. For comparison, a full pristine graphene transistor of the same gate length has been simulated as a reference. We have considered three GNM perfect square lattices of hexagonal nano-holes of different size and neck widths. Their parameters are summarized in Table I. The corresponding bandgaps are 268 meV, 508 meV, and 553 meV, with effective mass in the first subband of 0.074 $m_0$, 0.064 $m_0$, and 0.113 $m_0$, respectively.

In pristine graphene transistor (GFET), one can identify three different transport regimes depending on the energy range of the current window $[E_{FD}, E_{FS}]$. (i) For energies above the potential barrier induced by the gate voltage $V_{GS}$, the thermionic transmission is the classical regime of transport in conventional semiconductor FETs when the different sources of tunneling leakage have negligible contributions. (ii) At low energy, as in small bandgap semiconductors or under high drain voltage $V_{DS}$, the band-to-band tunneling (BTBT) takes place between the valence band in the source and the conduction band in the drain. (iii) At intermediate energy, the chiral tunneling of particles through the barrier is specific of graphene and gives rise to Klein (or chiral) tunneling. The chiral tunneling may be strong and even dominant at negative $V_{GS}$ as a consequence of the good matching of electron states in the source and hole states in the barrier. In Fig. 2, we plot in dashed lines the different contributions to the current in the pristine GFET as a function of $V_{GS}$, for $V_{DS} = 0.3$ V. The contribution of BTBT is negligible, much lower than the contributions of either chiral tunneling (p-branch) or thermionic transmission (n-branch). Actually, the contribution of BTBT is significant only at higher $V_{DS}$. Hence, the Dirac point in the $I_D-V_{GS}$ characteristics corresponds to the point of equilibrium between chiral tunneling and thermionic transmission (point A in Fig. 2). The chiral tunneling component is clearly responsible for an off-current of GFETs that is known to be unacceptably high for digital applications. To improve this behavior, the first requirement is to suppress significantly this contribution of chiral tunneling. It is the main motivation behind the proposal of GNM transistor, or GNM-FET. A GNM section is introduced in the gated part of the transistor to make the potential barrier much less transparent to chiral particles.

This effect is clearly shown in Fig. 3 where we plot the local density of states (LDOS, left panel) and the energy spectrum of current (right panel) at the Dirac point ($V_{GS} = 0.1$ V, $V_{DS} = 0.2$ V) for the GNM-FET with $E_G = 508$ meV. The potential profile at the neutrality point is superimposed to the LDOS. The oscillations of potential in the channel are due to the influence of nanoholes of the GNM lattice. The bandgap in the gated region overlaps fully the energy window of chiral tunneling and makes impossible the chiral transmission of particles through the barrier. It is confirmed by the current spectrum: the only contributions to the current come from the thermionic transmission and the BTBT. It is in contrast with the results obtained in pristine transistors, as shown for instance in Fig. 2 of Ref. 38. The effect of bandgap on the chiral tunneling close to the Dirac point can be summarized as follows: for $V_{GS} = 0.1$ V and $V_{DS} = 0.2$ V, this current component falls from 265 $\mu A/\mu m$ for $E_G = 0$, to 10.6 $\mu A/\mu m$ for $E_G = 268$ meV, $4.6 \times 10^{-3}$ $\mu A/\mu m$ for $E_G = 508$ meV and $2.3 \times 10^{-3}$ $\mu A/\mu m$ for $E_G = 553$ meV.

![FIG. 1. Schematic view of the GNM transistor considered in this work.](image-url)
The bandgap reduces also strongly the thermionic current, especially close to the Dirac point, as shown in Fig. 2 where we plot in solid lines the different contributions to the current (in the case $E_G = 508$ meV), in comparison with that of the pristine GFET (dashed lines). The immediate consequence of the bandgap-induced suppression of both chiral tunneling and thermionic transmission is shown in the $I_D-V_{GS}$ characteristics of all simulated devices plotted in Fig. 4 for $V_{DS} = 0.2$ V. When increasing $E_G$, the overall current is reduced but the off-current at the Dirac point is drastically suppressed. Actually, by defining arbitrarily the on-current as the current obtained at $V_{GS} = 1.5$ V, the on/off ratio increases from 7 for pristine GFET to more than 7400 for GNM-FETs with $E_G > 500$ meV. Another important consequence of the suppression of chiral tunneling in the GNM devices is that the Dirac point in the transfer characteristics is now governed by the balance between thermionic and BTBT contributions, as shown in Fig. 2 (point B). It makes a strong difference of electrical behavior between pristine and GNM FETs, as shown in the transfer characteristics of Fig. 5.

In the p-branch of pristine FET, where the current is dominated by the chiral tunneling, it has been shown and explained that a pseudo-saturation of current, and even a negative differential conductance, may be observed under some conditions in a limited range of $V_{DS}$. Similar effects are visible also in the GNM FET for very negative gate voltage ($V_{GS} < 0.4$ V). However, the most striking feature is that for moderate gate voltages of the p-branch the current is strongly influenced by the BTBT and thus increases when increasing $V_{DS}$. It is also the reason of the strong shift of the Dirac point towards positive values of $V_{GS}$ at increasing $V_{DS}$. The situation is very different in the n-branch. While the current continuously increases when increasing $V_{DS}$ in pristine FET due to a strong effect of drain-induced barrier lowering, it becomes weakly $V_{DS}$-dependent on a large range of $V_{GS}$ in GNM-FET. A true saturation of current is thus observed in the latter, as shown more explicitly in the $I_D-V_{DS}$ characteristics of Fig. 6. It is a remarkable achievement for a sub-50 nm graphene FET. Such a good saturation behavior has been observed previously in bilayer GFET with $4 \mu m$ gate length thanks to the vertical field-induced bandgap.

For radio frequency applications important figures of merit are the intrinsic transconductance $g_m$, the cutoff frequency $f_T$, the maximum oscillation frequency $f_{max}$, and the voltage gain defined as $A_v = g_m/g_d$, where $g_d$ is the output conductance. Conventional GFETs on monolayer graphene are usually considered as excellent candidates to provide high cutoff frequencies but their performance in terms of voltage gain is dramatically affected by a high output conductance, leading usually to $A_v$ smaller than 1. Given the results observed above for GNM FETs, it is important to assess their performance regarding these parameters.
evaluated using the quasi-static approximation. These fractions are still 56% and 63% at respectively, of the corresponding values for the pristine GFET. Where \(\overline{V_{GS}}\) is limited to 0.32 in pristine GFET at the same bias point, the high output conductance, voltage gain, and maximum oscillation frequency reach the value of 26.7 that dominates \(g_D\) for such small device.

Finally, we can evaluate the maximum oscillation frequency \(f_{\text{max}}\) from the expression \(f_{\text{max}} \approx f_r / \sqrt{a + \beta f_r}\), where \(a = 4g_D(R_S + R_G)\) is the gate-to-drain capacitance, and \(R_S\) and \(R_G\) are the source and gate resistances, respectively. For the GNM device, we obtained \(g_D = 336 \mu S/\mu m\) with \(C_G = 0.152 \mu F/\mu m\) at \(V_{GS} = 1 V\) and \(V_{DS} = 0.3 V\), the bias point for which the transition frequency reaches \(f_r = 1.365\) THz. These parameters lead to the quantities \(a = 0.672\) and \(\beta = 0.382\) THz\(^{-1}\), i.e., to \(\beta f_r = 0.521\) and the correction factor \(a + \beta f_r = 1.193\). In the pristine GFET at the same bias point, the high output conductance \(g_D = 13360 \mu S/\mu m\) is the limiting factor of \(f_{\text{max}}\), with a parameter \(a\) reaching the value of 26.7 that dominates the correction factor. As a consequence, while \(f_{\text{max}}\) is still as high as 1.25 THz in the GNM-FET, it falls to 0.41 THz in the pristine GFET. The overall performance of the GNM-FET is finally much more attractive than that of its pristine counterpart, from both viewpoints of digital and analog applications.

In conclusion, thanks to its good saturation behavior and high on/off ratio, the GNM-FET proposed in this work offers strong advantages over its pristine graphene counterpart. Indeed, the GNM-induced bandgap allows limiting strongly the contributions of chiral tunneling and thermionic transmission at the Dirac point and controlling better the potential and the thermionic current in the n-branch of the \(I_D-V_{GS}\) characteristics. Though the transconductance and transition frequency are reasonably smaller in the GNM-FET due to reduced transport properties, the latter device outperforms the pristine GFET in terms of output conductance, voltage gain, and maximum oscillation frequency.

One remaining issue that should be considered when designing GNM devices is related to the atomic edge disorder of holes. In principle, this disorder can affect detrimentally the output current. However, in a recent work, we demonstrated, by considering similar gate-induced potential barrier structures (but without the self-consistence with Poisson’s equation), that the use of suitable GNM sections of finite length in the gated region makes it possible to avoid this effect to a large extent while good device performance is still obtained. Additionally, recent developments suggest that we may expect the disorder to be properly controlled soon.

This work was partially supported by the French ANR through projects NANOGRAPHENE (ANR-09-NANO-016) and MIGRAQUEL (ANR-10-BLAN-030403). One of the authors (VHN) acknowledges the Vietnam National Foundation for Science and Technology (NAFOSTED) for financial support under Project No. 103.02-2012.42.

---

**FIG. 6.** \(I_D-V_{DS}\) characteristics in the n-branch of GNM-FET with \(E_G = 508\) meV.

In Figs. 7(a) and 7(b), we plot for both devices in the n-branch range of operation the transconductance and the cutoff frequency, respectively, for two values of \(V_{DS}\). Here, \(f_r\) is evaluated using the quasi-static approximation \(f_r = g_m/2\pi C_G\), where \(C_G\) is the total gate capacitance calculated as the derivative of the charge in the device with respect to \(V_{GS}\). The maximum \(g_m\) and \(f_r\) are higher in pristine GFET than in GNM FET, it is remarkable that the loss of performance is very reasonable in the latter device. For instance, in GNM FET at \(V_{DS} = 0.2 V\), the maximum values of \(g_m\) and \(f_r\) reach 2305 \(\mu S/\mu m\) and 1.23 THz, respectively, i.e., 62% and 79%, respectively, of the corresponding values for the pristine GFET. These fractions are still 56% and 63% at \(V_{DS} = 0.3 V\). However, thanks to the good saturation behavior discussed previously, the GNM FET outperforms its pristine counterpart in terms of output conductance and voltage gain. At \(V_{DS} = 0.3 V\) and \(V_{GS} = 1 V\), \(A_c\) is limited to 0.32 in pristine GFET and reaches 4.5 for GNM FET, which is a good performance for such small device.

---


