K. Jabeur, Comparison of Verilog-A compact modelling strategies for spintronic devices, Electronics Letters, pp.1353-1355, 2014.
URL : https://hal.archives-ouvertes.fr/hal-02131742

L. Barthe, The secretblaze: A configurable and cost-effective open-source soft-core processor, pp.310-313, 2011.

X. Dong, NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory, TCAD, vol.31, issue.7, pp.994-1007, 2012.

N. Binkert, The gemS simulator, ACM SIGARCH Computer Architecture News, vol.39, issue.2, pp.1-7, 2011.

S. Li, Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures, pp.469-480, 2009.

S. M. Nair, VAET-STT: A Variation Aware Estimator Tool for STT-MRAM based Memories, pp.1456-1461, 2017.

T. Delobelle, MAGPIE: System-level Evaluation of Manycore Systems with Emerging Memory Technologies, Workshop on Emerging Memory Solutions Technology, 2017.
URL : https://hal.archives-ouvertes.fr/lirmm-01467328