Autonomic Management of Reconfigurations in DPR FPGA-based Embedded System
Soguy Mak Karé Gueye, Eric Rutten, Jean-Philippe Diguet

To cite this version:

HAL Id: hal-01862631
https://hal.archives-ouvertes.fr/hal-01862631
Submitted on 12 Sep 2018

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Implementing self-adaptive embedded systems, such as UAVs, involves an offline provisioning of the several implementations of the embedded functionalities with different characteristics in resource usage and performance in order for the system to dynamically adapt itself under uncertainties. FPGA-based architectures offer for high flexibility with dynamic reconfiguration features. We propose an autonomic control architecture for self-adaptive and self-reconfigurable FPGA-based embedded systems. The control architecture is structured in three layers: a mission manager, a reconfiguration manager and a scheduling manager. In this work we focus on the design of the reconfiguration manager. We propose a design approach using automata-based discrete control. It involves reactive programming that provides formal semantics, and discrete controller synthesis from declarative objectives.

A. The need for dynamically reconfigurable architectures

Like large-scale distributed systems, embedded systems such as Unmanned Vehicles (UV) are more and more required to be self-adaptive and self-reconfigurable, for resource management, energy efficiency, or by functionality. Many embedded systems, particularly embedded cameras, operate in dynamic, and often unpredictable environments so that a variety of complex tasks is required for a robust behavior of the system. Mission management and embedded intelligence also require online complex tasks. Context-aware and resource-aware adaptation by reorganizing the running tasks can lead to a better utilization of the system resources while retaining and possibly optimizing the performance and processing quality.

Field-programmable gate array (FPGA) devices are a promising solution for self-adaptive embedded systems. FPGAs allow to reach High Performances with the design of dedicated hardware implementations. Furthermore they also offer flexibility by means of Dynamic Partial Reconfiguration. DPR allows to track the best hardware implementation according to active task requirements. DPR FPGA supports virtually more hardware space for execution than statically available. Offline provisioning of several implementations of the tasks with different characteristics in resource usage (e.g., size and surface used) and performance (e.g., speed, quality) can be envisaged. All the tasks can not be active simultaneously due to area limitations. So when the context changes, adaptation and reconfiguration can be performed to select the appropriate subset of tasks suitable for the context; and run their compatible versions. As a result, the available resources can be optimally utilized under the control of reconfiguration managers which decide online on the moment when to switch, and on the choice of the next configuration to load according to mission requirements.

B. Model-based control of reconfigurations

We propose an autonomic control architecture [1] for self-adaptive and self-reconfigurable FPGA-based embedded systems [2]. The control architecture is layered so that the adaptation and reconfiguration decisions are taken at different levels. The architecture is structured in three layers. The higher-layer consists of a mission manager. The latter is responsible for adapting the system based on uncertainties in the environment. It determines the list of tasks that must be running. The middle-layer consists of a reconfiguration manager which receives from the mission manager the list of tasks to run. The reconfiguration manager is responsible for selecting the tasks implementations that satisfy the execution constraints specified by the mission manager; and that are compatible regarding the resources constraints. The lower-layer consists of a scheduling manager which receives the tasks implementations to run from the reconfiguration manager. The scheduling manager is responsible for processing the sequences of reconfigurations.

In this work we focus on the design of the reconfiguration manager. We build up on earlier work [3] where the multi-layered approach was not considered. Manual programming of such a manager could be error-prone, costly and complex due to the design space, namely the number of possible configurations to consider. Instead, we propose a design approach based on discrete control [4], supported by a reactive language [5]. The latter provides high level programming.

This work is partially funded by ANR (French National Research Agency) under project HPeC (2015- 2018); see project website at http://hpec.fr/.
languages for formal specification of possible configurations, tools such as Discrete Controller Synthesis; and powerful compilers automatically generating an executable implementation in C. This approach produces correct-by-construction controllers enforcing desired control objectives, and avoids error-prone manual programming and tedious debugging. We also involve a scheduling layer which executes the sequences of reconfigurations by generating a table encoding the scheduling process based on the tasks implementations to run.

C. Perspectives

The Perspectives are in several directions, amongst which we are currently implementing the case study of a video tracking system on a DPR FPGA, for which the bitstream implementations are ongoing. Moreover we are defining a DSL [6] allowing to describe architecture and application and objectives for automatic generation of the automata models and generation of the manager runtime code. We will exploit modularity supported by Heptagon/BZR [5] to control complex DPR FPGA architectures for scalability of design space exploration. Other perspectives are in co-ordination of multiple autonomic loops, switching controllers (integrating into the DSL schemes explored in another context [7]); modularity and hierarchical loops, both for re-use and to managed compilation complexity, and considering more ad-anced discrete control features like logico-numeric properties [8]; and integrating the DSL for Autonomic Managers into a global design process for FPGA-based applications. We also consider the general perspectives of basing Autonomic Management of Autonomic Computing systems on Control Theory [9,10].

Keywords: FPGA, Dynamic Partial Reconfiguration, Control, Performance, cost, and power management, FSM, Automata, Reactive Language

BIographies

ERIC RUTTEN, PhD 1990 and Hab. 1999 at University of Rennes, France, works at INRIA in Grenoble, in the field of Autonomic Computing. He currently works on the model-based control of adaptive and reconfigurable computing systems, using techniques from Control Theory, and ranging from embedded systems, to Cloud distributed systems and High-Performance Computing.

REFERENCES


This work is partially funded by ANR (French National Research Agency) under project HPeC (2015-2018) see the projet website : http://hpec.fr/