, StarPU: A unified platform for task scheduling on heterogeneous multicore architectures. Concurrency and Computation: Practice and Experience, pp.187-198, 2011.
DOI : 10.1007/978-3-642-03869-3_80
URL : https://hal.archives-ouvertes.fr/inria-00384363
, Formal Verification of Coherence for a Shared Memory Multiprocessor Model, Parallel Computing Technologies, pp.17-26, 2001.
DOI : 10.1007/3-540-44743-1_2
,
, Rewriting Logic and Its Applications
, An operational semantics of cache coherent multicore architectures, Proceedings of the 31st Annual ACM Symposium on Applied Computing, SAC '16, pp.1219-1224, 2016.
DOI : 10.1145/1993498.1993520
, A calculus for relaxed memory, Proceedings of the 42nd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL '15, pp.623-636, 2015.
, Smart Containers and Skeleton Programming for GPU-Based Systems, International Journal of Parallel Programming, vol.26, issue.4, pp.506-530, 2016.
DOI : 10.1109/IPDPS.2011.269
, SkePU, Proceedings of the fourth international workshop on High-level parallel programming and applications, HLPP '10, pp.5-14, 2010.
DOI : 10.1145/1863482.1863487
, Sequential consistency and the lazy caching algorithm. Distributed Computing, pp.57-59, 1999.
, Lazy caching in TLA, Distributed Computing, pp.151-174, 1999.
DOI : 10.1007/s004460050063
URL : https://hal.archives-ouvertes.fr/inria-00098997
, VectorPU, Proceedings of the 8th Workshop and 6th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms, PARMA-DITAM '17, 2017.
DOI : 10.1145/2370816.2370824
, Type and Effect Systems, pp.283-363, 1999.