High linear low noise amplifier based on self-biasing multiple gated transistors
A. Abbasi, N Sulaiman, Rozita Teymourzadeh

To cite this version:
High linear low noise amplifier based on self-biasing multiple gated transistors

A. Abbasi, N. Sulaiman
Department of Electrical and Electronic,
University Putra Malaysia
a.abbasi.aa@gmail.com

Rozita Teymourzadeh, CEng.
IEEE/IET Member
Neonode Technology
Rozita.Teymourzadeh@neonode.com

Abstract—Noise level frequently set the basic limit on the smallest signal. New noise reduction technology and amplifiers voltage-noise density, yet still offer high speed, high accuracy and low power solution. Low noise amplifiers always play a significant role in RF technology. Hence in this paper, high linear low noise amplifier (LNA) using cascode self-biased multiple gated transistors (MGTR) is presented. The proposed system is covering 0.9 to 2.4 GHz applications. To verify the functionality of the proposed LNA as a bottleneck of RF technology, a cascode LNA without MGTR is implemented and synthesized. The comparison has been done with the single-gate LNA. From the synthesize result, proposed LNA obtained 10 dBm IIP3 in compare with single-gate LNA at 9 dB gain. The proposed LNA is implemented in 90 nm CMOS technology and reported 13 dBm IIP3, 1.9 dB NF and 9 dB gain, while consuming 7.9 mW from 2 V supply.

Keywords—linearity, multiple gate transistors linearization, low noise amplifier, LNA, self-biasing.

I. INTRODUCTION

In the area of RF circuit design, low noise amplifiers (LNAs) are critical blocks. Several techniques employed to overcome with nonlinearity and minimized noise figure (NF) in LNAs. By employing differential structure in the input, even-order distortion can be removed easily. However, several techniques used to reduce odd-order nonlinearity [1, 2].

Brucoleri in 2004 [3] introduced a feed-forward noise-canceling technique to reduce NF. However, the results indicate that linearity and power consumption are not efficient. Kim et.al [2] shows the multiple gated transistor (MGTR) method used biasing circuit to remove third-order nonlinearity (second derivative, $g''_m$). However, they are all using extra circuit for biasing and increase complexity of the design. In the same field, Ding [4] proposed a feed-forward linearization technique. Though efficient linearity performance is achieved, the NF frequency band is not reasonable. With circuit technique in the common gate stage based on voltra series analysis [5], IIP3 improvement is achieved. However, for two tone tests, the IIP3 vanishes to 0 dBm.

After peer literature study, proposed research work introduces a self-biased MGTR method to enhance the linearity performance of the LNA. A 90 nm CMOS technology is used to implement self-biased MGTR LNA.

II. PROPOSED LNA CIRCUIT BASED ON SELF-BIASING MGTR METHOD

The common-source (CS) MOSFET is shown in Fig. 1(a). In the CS MOSFET, the nonlinearity comes from $n_{th}$-order derivative of MOSEFT. From Taylor series expansion [2], the drain-source current is expressed as

$$i_{DS} = i_{DC} + g_m v_{gs} + \frac{g''_m}{2!} v_{gs}^2 + \frac{g'''_m}{3!} v_{gs}^3 + \ldots$$

(1)

where $g_m$ and $g''_m$ are the first and second-order derivative, respectively. It is clear that $v_{gs}^2$ play critical role in the third-order distortion of RF circuits. The $g''_m$ and $g'''_m$ of the simple CS NMOSFET shown in Fig. 1(b). It indicates that $g''_m$ goes to negative peak value at voltage larger than $V_{th}$, degrading the linearity of the amplifier. In MGTR method, this negative peak value of main transistor (MT) can be removed by another transistor called second transistor (ST). To achieve this propose, different biasing voltage should be applied to the gate of MT and ST [1, 2].

A. IIP3 of the proposed LNA

In this paper, a self-biasing circuit without external biasing circuit is proposed in Fig. 2(a) to reduce complexity of the design and increase linearity. In proposed circuit, MT is the main transistor and ST is the second or auxiliary transistor. PMOS is chosen for input transistor due to less sensitivity of PMOS to the noise. Control transistor (CT) is the NMOS current-control transistors to control the $V_{gs}$ of the main and second transistors and act as resistor. Firstly, the bulk of the CT transistor, which is connected to the MT and ST transistor, is connected to the source. However, to set the point for MT and ST transistors to remove $g''_m$, W/L ratio of CT for ST should be significant and W/L ratio of CT for MT should be tiny. To address the problem, if the bulk of CT for ST connect to the $V_{SS}$, $V_{th} = V_T0 + \gamma(\sqrt{V_{SB}} + 2\phi_B - \sqrt{2}\phi_B$ increases and $(V_{gs} - V_{th})$ decreases. Therefore, due to equ. (7) higher value
of resistor achieved for ST. Hence, reasonable W/L ratio for CT transistor can set point for the $g_m''$

(a) Common-source (CS) MOSFET.

(b) $g_m'$ of CS MOSFET.

Fig. 1. Common-source MOSFET with first and second derivative characteristics.

(a) Proposed self-biased MGTR LNA.

(b) $g_m''$ of ST, MT and their superposing.

Fig. 2. Proposed LNA with first and second derivative characteristics.

of MT and ST to make MT+ST close to zero value. By modifying W/L ratio of the CT, the transfer function characteristics of the MT and ST is shifted to find the exact bias point to remove $g_m''$, of each other. As seen in Fig. 2(b), $g_m''$ of the MT+ST is vanished to zero value. LT as a cascode transistor is used to increase IIP3 based on equ. (3) [2]. In the cascode configuration, $Z_2$ is decreased to $\frac{1}{g_m}$ and causes IIP3 improvement. $L_2$ is an inductive load and causes operating LNA at higher frequency. Moreover, as shown in equ. (6), the gain also related to $L_2$. Thus, $L_2$ should be as large as possible to achieve higher gain. The $L_1$ is the matching network that operates LNA in different frequency. The $V_B$ is the biasing voltage for both transistors. Extra biasing voltage is not required for each transistors due to the $V_{gs}$ can be modified by CT.

\[\begin{align*}
\text{IIP}_3(2\omega_4 - \omega_b) & = \frac{1}{6\Re[Z_4(\omega)]|H(\omega)||A_1(\omega)|^3|\epsilon(\Delta\omega, 2\omega)|} \\
\text{IIP}_3(2\omega_4 - \omega_b) & = g_3 - g_{OB} \\
g_{OB} & = \frac{2g_2^2}{3} \left[ \frac{2}{g_1 + g(\Delta\omega)} + \frac{1}{g_1 + g(2\omega)} \right]
\end{align*}\]
\[ g(2\omega) \approx g_m \times \frac{1 + 2\omega C_{gs} Z_1 + 2\omega C_{gs} Z_2}{1 + \omega T C_{gd} Z_2} \]  \tag{5}

\[ A_{V,LNA} = g_m Z_{\text{out}} \]  \tag{6}

\[ R_{AB} = \frac{L}{K W (V_{gs} - V_{th} - V_{ds})} \]  \tag{7}

The IIP3 is not only related to the \( g_m'' \), also \( g_m' \) degrade IIP3. In equ. (5), the amplitude of \( Z_1 \) is of the order of \( (1/\omega C_{gs}) \). Therefore, it does not have impressive influence. The second term in the numerator of (5) is comparable to 1. Moreover, it is well known [6] that \( 2\omega \ll \omega T \), hence, the term of \( \omega T C_{gd} Z_2 \) in the denominator of (5) is the most effective factor. Therefore, \( \omega T C_{gd} Z_2 \) should be diminished smaller than 1. Thus, in (5) \( Z_2 \) should be reduced dramatically. In proposed research work, cascode configuration is employed to reduce \( Z_2 \). \( Z_2 \) is decreased to \( 1/g_m \) in cascode configuration. Thus, the W/L ratio of LT should be large enough to improve the IIP3.

\section{B. Noise Calculation}

It is well known [7] that the noise current can be modeled by voltage source in series with gate. There are two types of noise that affect the MOSFET, flicker noise and thermal noise [7]. The effect of flicker noise in high frequency is negligible. Thus, thermal noise is investigated [7, 8].

The current noise and voltage noise for MOSFET are given by [7].

\[ i_n^2 = 4kT\gamma g_m, \quad V_{\text{in}}^2 = 4kT\gamma \frac{g_m}{g_m'} \]  \tag{8}

Where \( \gamma \) is the “excess noise coefficient” and \( g_m' \) is the transconductance. The value of \( \gamma \) is \( 2/3 \) for long channel transistors, \( K \) is Boltzmann’s constant, \( T \) is the absolute temperature.

The NF for the LNA is calculated by [7].

\[ NF = 1 + \frac{v_{\text{in}}^2}{4kTR_S} \]  \tag{9}

Because MT and ST are in parallel,

\[ NF = 1 + 4kT\gamma \left( \frac{1}{g_m(MT(\text{eff})) + g_m(LT(\text{eff}))} \right) \frac{4kT R_S}{g_m(MT(\text{eff})) + g_m(ST(\text{eff}))} \]  \tag{10}

where \( g_m(MT(\text{eff})) = \frac{g_m(MT)}{1 + g_m(MT)/g_m(ST)} \) and \( g_m(ST(\text{eff})) = \frac{g_m(ST)}{1 + g_m(ST)/g_m(MT)} \) and \( R_S \) is source load equal to 50Ω [9]. Furthermore, \( g_m(ST) \ll g_m(MT) \), thus, \( 4kT\gamma/g_m(ST) \) is not dominating factor.

\[ NF \approx 1 + \frac{\gamma}{g_m(ST)(\text{eff})} R_S \]  \tag{11}

\section{III. SIMULATION RESULTS}

The proposed LNA is designed using 90 nm CMOS technology for 0.9-2.4 GHz applications. In Fig. 3(a) and Fig. 3(b), the comparison of IMD3, IIP3 and gain of the LNA at 2.1 GHz between single-gate cascode LNA and proposed LNA show 10 dB IIP3 improvement after using MGTR method with the same gain. By applying two-tone test at 2.1 GHz center frequency with 5 MHz variety and -15 dBm input
power, (Fig. 3) is achieved. IIP3 and gain are 13 dBm and 9 dB, respectively. 1.9 dB NF is shown in Fig. 4 at 2.1 GHz. Table 1. shows the comparison of the measurement results with some existing research works.

![Fig. 4. NF of the proposed LNA at 2.1 GHz.](image)

Table 1. Comparison of the Proposed LNA with Previous Works

<table>
<thead>
<tr>
<th>Technology</th>
<th>This Work</th>
<th>[10]</th>
<th>[11]</th>
<th>[12]</th>
<th>[13]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply (V)</td>
<td>2.7</td>
<td>1.8</td>
<td>1</td>
<td>2.2</td>
<td>2.5</td>
</tr>
<tr>
<td>Freq Offset [GHz]</td>
<td>2.1</td>
<td>3.1</td>
<td>4</td>
<td>1</td>
<td>0.002-1.1</td>
</tr>
<tr>
<td>BW [GHz]</td>
<td>0.9-2.4</td>
<td>3.1-10.6</td>
<td>4</td>
<td>0.1-2</td>
<td>0.002-1.1</td>
</tr>
<tr>
<td>Gain [dB]</td>
<td>9</td>
<td>20</td>
<td>11.2</td>
<td>-1.7</td>
<td>20</td>
</tr>
<tr>
<td>IIP3 [dBm]</td>
<td>13</td>
<td>10</td>
<td>1.5</td>
<td>10.8</td>
<td>-1.5</td>
</tr>
<tr>
<td>NF</td>
<td>1.9</td>
<td>2.89</td>
<td>2.4-3</td>
<td>3</td>
<td>1.43</td>
</tr>
<tr>
<td>Single (S) or Differential (D)</td>
<td>S</td>
<td>S</td>
<td>D</td>
<td>D</td>
<td>D</td>
</tr>
<tr>
<td>Pdc [mW]</td>
<td>7.9</td>
<td>12</td>
<td>16.9</td>
<td>30.2</td>
<td>18</td>
</tr>
</tbody>
</table>

IV. CONCLUSION

An LNA using self-biased MGTR method is proposed in this paper. The LNA relies on a self-biased MGTR for cancelling third-order harmonic distortion and improve linearity. To verify the proposed LNA linearity performance, a cascode LNA without MGTR is designed and implemented for test and analyzing. The comparison has been made to prove the proposed LNA efficiency. The comparison results illustrate the new algorithm achieved 10 dBm IIP3 improvement in compare with single-gate LNA at 9 dB gain. The proposed LNA is implemented in 90 nm CMOS technology to realize 13 dBm IIP3, 1.9 dB NF and 9 dB gain, while consuming 7.9 mW from 2 V supply.

REFERENCES
