On-chip Implementation of High Resolution High Speed Floating Point Adder/Subtractor with Reducing Mean Latency for OFDM
Rozita Teymourzadeh, Yazan Algnabi, Nooshin Mahdavi, Masuri Othman

To cite this version:
Rozita Teymourzadeh, Yazan Algnabi, Nooshin Mahdavi, Masuri Othman. On-chip Implementation of High Resolution High Speed Floating Point Adder/Subtractor with Reducing Mean Latency for OFDM. American Journal of Engineering and Applied Sciences, 2010. <hal-01800731>

HAL Id: hal-01800731
https://hal.archives-ouvertes.fr/hal-01800731
Submitted on 27 May 2018

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
On-chip Implementation of High Resolution High Speed Floating Point Adder/Subtractor with Reducing Mean Latency for OFDM

Rozita Teymourzadeh, Yazan Samir Algnabi, Nooshin Mahdavi and Masuri Bin Othman
1Electrical and Electronic department, Institute of Microengineering and Nanoelectronics, Faculty of Engineering, Blok Inovasi 2, UKM, 43600 Bangi, Selangor, Malaysia
2Electrical and Electronic department, Arak University, Iran

Abstract: Fast Fourier transform (FFT) is widely applied in OFDM trance-receiver communications system. Hence Efficient FFT algorithm is always considered. This paper proposed FPGA realization of high resolution high speed low latency floating point adder/subtractor for FFT in OFDM trance-receiver. The design was implemented for 32 bit pipelined adder/subtractor which satisfied IEEE-754 Standard for floating-point Arithmetic. The design was focused on the trade-off between the latency and speed improvement as well as resolution and silicon area for the chip implementation. In order to reduce the critical path and decrease the latency, the novel structure was designed and investigated. Consequently, synthesis report indicated the latency of 4 clock cycles due to each stage operated within just one clock cycle. The unique structure of designed adder well thought out resulted 6691 equivalent gate count and lead us to obtain low area on chip. The synthesis Xilinx ISE software provided results representing the estimated area and delay for design when it is pipelined to various depths. The report shows the minimum delay of 3.592 ns or maximum frequency of 278.42 MHz.

Key words: OFDM, FFT, FPGA, Synopsys design compiler, CMOS layout

INTRODUCTION

Recently Orthogonal Frequency Division Multiplexing (OFDM) techniques have received immense attention in high-speed data communication systems such as Wireless local Area Network (WAN), digital audio/video broadcasting and beyond 3G research. OFDM is a multi-carrier transmission technique, which divides the available spectrum into many carriers, each one being modulated by a low rate data stream. Then Inverse Fast Fourier Transform (IFFT) or Fast Fourier Transform (FFT) transforms are used to get the signal in time domain or spectrum frequency. FFT reduces the complexity of the OFDM. Hence the performance of the FFT has highly effect on the OFDM system result.

High resolution, high speed and low latency, FFT would not be achieved unless with efficient elements in particular such the butterfly component. The performance of butterfly is greatly depending on its adders and subtractors. Hence, this research with emphasis of the simple structures, focused on design and implementation of efficient high performance floating point adder/subtractor for FFT algorithm. Narasimhan in 1993 proposed 8 stage floating point adder for FPGA. The specifications for the adder stated that it should work at 62.5 MHz.

In 2004, Thompson presented a decimal floating-point adder with 5 stages that compiled with the current draft revision of IEEE-754 Standard. The adder supported operations on 64 bit (16 digit) decimal floating-point operands. Initial synthesis testing and evaluation was done and performed using Synopsys Design Compiler and LSI Logic’s Gfp0.11 micron CMOS standard cell library.

In 2005, Huang et al. presented high speed double precision floating point adder using custom-designed macro modules and other advanced optimization technology. Based on SMIC six-layer metal CMOS process, he achieved a 4 stage pipelined double precision floating point adder which could complete a floating point addition in 7.72 ns. The total gate count in this system is 37977 gates.

All the results show that the effort is taken to achieve low latency and area, high resolution and speed by introducing the new algorithms. In this study the...
advanced floating point adder with pipelined structure is presented.

The similar work also represented within year 2005 to 2009[6-11], to show engineers effort for increasing the capability of floating point calculation. However still there are not enough available resources regarding floating point arithmetic.

**Design and implementation:** Based on IEEE-754 standard for floating point[6] arithmetic 32 bit data register is considered to allocate mantissa, exponent and sign bit in a portion of 23, 8 and 1 bit respectively. The advantage of this adder is that it can be easily switched to 12 bit mantissa 8 bit power and 1 bit sign bit arithmetic calculations. Additionally the floating-point adder unit performs the addition and subtraction using substantially the same hardware as used for floating-point operations. This advantage causes saving the core area by minimizing the number of elements. Fig. 1 shows the new structure of the floating point adder when it is divided to the four separate blocks. The purpose is that to share total critical path delay into three equal blocks. These blocks calculate the arithmetic function within 1 clock cycle. However the propagation delay can be associated with continues assignment[7] so that to increase the overall critical path delay and the reason of slowing down the throughput. Hence in this study, the effort is taken to reduce the worst effect of delay for arithmetic calculations.

Based on combinational circuit design, the output of each stage is only depending on its input value at the time. As shown in the Fig. 1, each block creates the output within 1 clock cycles at the time. The unique structure of this adder enables us to feed the output result in pipeline registers after every clock cycles. Hence, the sequential structure is applied for overall pipelined add/subtractor algorithm to combine the stages.

The pipeline floating point adder structure consists of compare stage, aligned mantissa, add/subtractor stage and finally normalized stage.

While the effective operation is determined the blocks, compare stage and aligned mantissa lead us to align the mantissa and exponent accordingly to make sure having the same exponent in two operands.

**Fig. 1:** Block diagram of the proposed adder

The significant point is to design the function so that all calculation performs within one clock cycle. The basic operation of the aligned mantissa and normalized block is shifting. Every shifting need one clock cycle and it causes huge delay to align 32 bit operand. Hence, the advanced algorithm is applied to avoid having many delays on aligning stage. This is the third advantage of the mentioned adder.

Fig. 2-5 show the internal structure of proposed pipelined adder/subtractor algorithm whereas Fig. 1 and Fig. 6 present the overall structure of pipelined adder.

**Fig. 2:** Compare stage structure

**Fig. 3:** Mantissa aligned stage structure
**En time**

Fig. 4: Add/subtractor stage structure

Fig. 5: Normalized stage structure

Fig. 6: Overall pipelined adder/subtractor structure
As shown in the fig. 1-6, the smart algorithm is designed for add/sub stage to apply two’s complement for the operand if it is required and combine addition and subtraction in the same hardware block diagram.

In addition to save power consumption, the proposed architecture also offers power savings due to the simplification of data paths. Ignoring the shifting blocks and combine the adder and subtractor has the significant role to reduce power-effective in the overall system.

The total number of gate count in the system is 6691 which is given by synthesis report of Xilinx ISE synthesis software. This total gate count proves the low area and low power consumption for proposed floating point adder/subtractor, whereas the almost similar project implements the adder with the equivalent gate count of 37977[5].

**MATERIALS AND METHODS**

The Floating point adder designed according to the IEEE 754 standard. The design process was to create software model of efficient pipeline floating point adder algorithm using Verilog HDL programming language. The system was simulated by Modelsim and its function was fully covered accordingly.

The design was emulated the following characteristics; Floating point arithmetic computation, Pipelined addition and subtractions and finally data and factor precision. The proposed adder was fabricated on FPGA Vortex-II chip and the layout core was submitted respectively.

**RESULTS AND DISCUSSION**

**Implementation result:** The implementation was modeled in Verilog HDL code and simulated by Modelsim software. The design was synthesized by Xilinx-ISE software and downloaded to FPGA Vortex II.

The synthesis result shows the system specification of every stage of the pipelined floating point adder/subtractor separately. These stages are introduced as Compare, Align, Add/Sub and Normalized stages (Table 1-4). Finally the synthesis result of overall system by combining of the mentioned stages is given (Table 5).
From Xilinx ISE synthesize report; it was found minimum clock period is 3.592 ns (Maximum Frequency is 278.428 MHz) for floating point adder/subtractor. As shown in the result, total slice number in overall pipeline floating point adder is less than the sum of the each cell blocks. It is due to advance configurations which avoid repeating the similar slice and try to reuse the similar slice again. Furthermore, the minimum clock periods increased sharply after add/sub stage was applied. This issue can be explained by utilizing FPGA adder to calculate fixed point arithmetic. However the speed result is high enough to cover the subject and for future study, enhancing the maximum frequency will be obtained by applying high speed prefix adder to calculate fix point arithmetic. The chip layout on Virtex II FPGA board has been shown in Fig. 7.

The estimated latency of the design for 32 bit resolution is 4 clock cycle due to its pipeline structures.

Table 4: Normalized stage specification

<table>
<thead>
<tr>
<th>Design statistics</th>
<th>QTY</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of IOs</td>
<td>70</td>
</tr>
<tr>
<td>No. of multiplexer</td>
<td>4</td>
</tr>
<tr>
<td>No. of Xor</td>
<td>0</td>
</tr>
<tr>
<td>Slice number</td>
<td>201 (13%)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Timing report</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum period (ns)</td>
<td>2.062</td>
</tr>
<tr>
<td>Maximum frequency (MHz)</td>
<td>484.919</td>
</tr>
<tr>
<td>Minimum input arrival time before clock (ns)</td>
<td>5.522</td>
</tr>
<tr>
<td>Maximum output required time after clock (ns)</td>
<td>2.775</td>
</tr>
<tr>
<td>Total equivalent gate count for design</td>
<td>3687</td>
</tr>
<tr>
<td>Total memory usage (MB)</td>
<td>61</td>
</tr>
</tbody>
</table>

The advance design algorithm leaded us to have minimum equivalent of gate count (6691 gate) resulted saving area and power consumption satisfied low area low power on chip core. This value is 37977 gates in previous research work [5].

**CONCLUSION**

Efficient algorithm of high resolution high speed low area floating point adder/subtractor with reducing mean latency for OFDM applications was designed and investigated. The structure of the adder is consisting of 4 parts called compare stage, aligned stage, add/sub stage and finally normalized stage. Each block calculates the arithmetic operation within 1 clock cycle. The result will be inputted to the pipeline register and it is the reason to reduce the latency. The unique structure of this adder ignores all the shifter cells and replace it with multiplexer to reduce delay propagation through each cells. The evaluation indicates that the proposed pipelined adder is attractive due to high resolution (32 bit floating point), low area (6691 gate count) and low latency of 4 clock cycle. The maximum frequency for this adder is 278.428 MHz. To increase the speed, prefix adder can be replaced with FPGA structural adder to calculate.

**REFERENCES**


