S. Lee, Scaling trends and challenges of advanced memory technology, Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test, 2014.
DOI : 10.1109/VLSI-DAT.2014.6834928

A. Benoist, 28nm advanced CMOS resistive RAM solution as embedded non-volatile memory, 2014 IEEE International Reliability Physics Symposium, 2014.
DOI : 10.1109/IRPS.2014.6860604

A. Kawahara, An 8 Mb Multi-Layered Cross-Point ReRAM Macro With 443 MB/s Write Throughput, JSSCC, 2013.
DOI : 10.1109/JSSC.2012.2215121

J. Liang, Cross-Point Memory Array Without Cell Selectors???Device Characteristics and Data Storage Pattern Dependencies, TED, 2010.
DOI : 10.1109/TED.2010.2062187

A. Chen, A Comprehensive Crossbar Array Model With Solutions for Line Resistance and Nonlinear Device Characteristics, TED, 2013.
DOI : 10.1109/TED.2013.2246791

J. Woo, Electrical and Reliability Characteristics of a Scaled (~30nm) Tunnel Barrier Selector, TiN) with Excellent Performance (JMAX > 107A/cm2)," in Symposium on VLSI Technology Digest of Technical Papers, 2014.

J. Huang, Bipolar Nonlinear Ni/TiO2/Ni Selector for 1S1R Crossbar Array Applications, EDL, 2011.
DOI : 10.1109/led.2011.2161601

E. Cha, Nanoscale (~10nm) 3D vertical ReRAM and NbO2 threshold selector with TiN electrode, IEDM, 2013.
DOI : 10.1109/iedm.2013.6724602

T. Liu, A 130.7-$\hbox{mm}^{2}$ 2-Layer 32-Gb ReRAM Memory Device in 24-nm Technology, JSSCC, 2014.
DOI : 10.1109/JSSC.2013.2280296
URL : https://hal.archives-ouvertes.fr/in2p3-00023461

J. Baek, A Reliable Cross-Point MLC ReRAM with Sneak Current Compensation, 2015 IEEE International Memory Workshop (IMW), 2015.
DOI : 10.1109/IMW.2015.7150272

M. Bocquet, Robust Compact Model for Bipolar Oxide-Based Resistive Switching Memories, TED, 2014.
DOI : 10.1109/TED.2013.2296793
URL : https://hal.archives-ouvertes.fr/hal-01737291

J. Zhou, Crossbar RRAM Arrays, Selector Device Requirements During Read Operation, TED, 2014.

S. Kim, Crossbar RRAM Arrays : Selector Device Requirements During Write Operation, TED, 2014.

L. Zhang, Selector Design Considerations and Requirements for 1S1R RRAM Crossbar Array, IMW, 2014.
DOI : 10.1109/imw.2014.6849358

D. Garbin, Modeling of OxRAM variability from low to high resistance state using a stochastic trap assisted tunneling-based resistor network, EUROSOI-ULIS 2015: 2015 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, 2015.
DOI : 10.1109/ULIS.2015.7063789

S. Lee, Comprehensive Methodology for ReRAM and Selector Design Guideline of Cross-point Array, 2015 IEEE International Memory Workshop (IMW), 2015.
DOI : 10.1109/IMW.2015.7150280