C. José, B. W. Barros, and . Johnson, Equivalence of the arbiter, the synchronizer, the latch, and the inertial delay, IEEE ToC, vol.32, issue.7, pp.603-614, 1983.

M. J. Bellido-díaz, J. Juan-chico, A. J. Acosta, M. Valencia, and J. L. Huertas, Logical modelling of delay degradation effect in static CMOS gates, IEE Proceedings ? Circuits, Devices, and Systems, pp.107-117, 2000.
DOI : 10.1049/ip-cds:20000197

J. Manuel, J. Bellido-díaz, M. Juan-chico, and . Valencia, Logic- Timing Simulation and the Degradation Delay Model, 2006.

C. E. Calosso and E. Rubiola, Phase noise and jitter in digital electronics, 2014 European Frequency and Time Forum (EFTF), 2016.
DOI : 10.1109/EFTF.2014.7331514
URL : http://arxiv.org/pdf/1701.00094

M. Függer, R. Najvirt, T. Nowak, and U. Schmid, Faithful glitch propagation in binary circuit models, 2014.

M. Függer, R. Najvirt, T. Nowak, and U. Schmid, Towards Binary Circuit Models that Faithfully Capture Physical Solvability, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015, pp.1455-1460, 2015.
DOI : 10.7873/DATE.2015.0799

M. Függer, T. Nowak, and U. Schmid, Unfaithful Glitch Propagation in Existing Binary Circuit Models, IEEE Transactions on Computers, vol.65, issue.3, pp.964-978, 2016.
DOI : 10.1109/TC.2015.2435791

M. Hofbauer, K. Schweiger, H. Dietrich, H. Zimmermann, K. Voss et al., Pulse Shape Measurements by On-Chip Sense Amplifiers of Single Event Transients Propagating Through a 90 nm Bulk CMOS Inverter Chain, IEEE Transactions on Nuclear Science, vol.59, issue.6, pp.592778-2784, 2012.
DOI : 10.1109/TNS.2012.2223233

R. Leonard and . Marino, The effect of asynchronous inputs on sequential network reliability, IEEE ToC, vol.26, issue.11, pp.1082-1090, 1977.

R. Leonard and . Marino, General theory of metastable operation, IEEE ToC, vol.30, issue.2, pp.107-115, 1981.

R. Najvirt, U. Schmid, M. Hofbauer, M. Függer, T. Nowak et al., Experimental Validation of a Faithful Binary Circuit Model, Proceedings of the 25th edition on Great Lakes Symposium on VLSI, GLSVLSI '15, pp.355-360, 2015.
DOI : 10.1109/43.45868
URL : https://hal.archives-ouvertes.fr/hal-01231509

H. Stephen and . Unger, Asynchronous sequential switching circuits with unrestricted input changes, IEEE ToC, vol.20, issue.12, pp.1437-1444, 1971.