R. Jagtap, S. Diestelhorst, A. Hansson, and M. Jung, Exploring system performance using elastic traces: Fast, accurate and portable, Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS), 2016 International Conference on, pp.96-105, 2016.

N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi et al., The gem5 simulator, SIGARCH Comput. Archit. News, vol.39, issue.2, pp.1-7, 2011.

P. E. Heegaard, Speed-up techniques for simulation, Telektronikk, vol.91, issue.2, pp.1-29, 1995.

M. Lis, P. Ren, M. H. Cho, K. S. Shim, C. W. Fletcher et al., Scalable, accurate multicore simulation in the 1000-core era, Performance Analysis of Systems and Software (ISPASS), pp.175-185, 2011.

M. Alian, D. Kim, and N. S. Kim, pd-gem5: Simulation infrastructure for parallel/distributed computer systems, IEEE Computer Architecture Letters, vol.15, issue.1, pp.41-44, 2016.

L. Cai and D. Gajski, Transaction level modeling: an overview, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pp.19-24, 2003.

A. Rico, A. Duran, F. Cabarcas, Y. Etsion, A. Ramirez et al., Trace-driven simulation of multithreaded applications, Performance Analysis of Systems and Software (ISPASS), pp.87-96, 2011.

A. Butko, R. Garibotti, L. Ost, V. Lapotre, A. Gamatie et al., A trace-driven approach for fast and accurate simulation of manycore architectures, The 20th Asia and South Pacific Design Automation Conference, pp.707-712, 2015.
URL : https://hal.archives-ouvertes.fr/lirmm-01255921

S. Nilakantan, K. Sangaiah, A. More, G. Salvadory, B. Taskin et al., Synchrotrace: synchronization-aware architectureagnostic traces for light-weight multicore simulation, 2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp.278-287, 2015.

J. Balart, A. Duran, M. Gonzàlez, X. Martorell, E. Ayguadé et al., Nanos mercurium: a research compiler for openmp, Proceedings of the European Workshop on OpenMP, vol.8, p.56, 2004.

S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer et al., Rodinia: A benchmark suite for heterogeneous computing, IEEE International Symposium on, pp.44-54, 2009.

C. Bienia, S. Kumar, J. P. Singh, and K. Li, The parsec benchmark suite: Characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, pp.72-81, 2008.