, Wireless Lan Medium Access Control and Physical Layer Specifications: Enhancements for Higher Throughput, 2008.
, Local and Metropolitan Area Networks-part 16, IEEE std, vol.802, pp.16-2003
, Channel Coding: Theory, Algorithms, and Applications, pp.978-978, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01743977
Low Density Parity Check Codes, 1963. ,
Hardware Implementation and Performance Analysis of Resource Efficient Probabilistic Hard Decision LDPC Decoders, IEEE Transactions on Circuits and Systems I: Regular Papers, early access, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01727259
, IEEE Standard for Information Technology-corrigendum, vol.2, 2005.
Performance and Complexity of 32 k-bit Binary LDPC Codes for Magnetic Recording Channels, IEEE Transactions on Magnetics, vol.46, issue.6, pp.2244-2247, 2010. ,
DOI : 10.1109/tmag.2010.2043067
A 3.46 Gb/s (9141,8224) LDPC-based ECC Scheme and On-line Channel Estimation for Solid-State Drive Applications, 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1450-1453, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-00010871
On the Use of Soft-Decision Error-Correction Codes NAND Flash Memory, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.58, issue.2, pp.429-439, 2011. ,
DOI : 10.1109/tcsi.2010.2071990
, LDPC Codes for the Enhanced Mobile Broadband (eMBB) Data Channel the 3GPP 5G New Radio
Multi-Bit Flipping Decoding of LDPC Codes for NAND Storage Systems, IEEE Communications Letters, vol.21, issue.5, pp.1089-7798, 2017. ,
Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement, 54th ACM/EDAC/IEEE Design Automation Conference (DAC), pp.1-6, 2017. ,
Fault-tolerant Probabilistic Gradient-Descent Bit Flipping Decoder, IEEE Communications Letters, vol.18, issue.9, pp.1487-1490, 2014. ,
DOI : 10.1109/lcomm.2014.2344031
Efficient Hardware Implementation of Probabilistic Gradient Descent Bit-Flipping, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.64, issue.4, pp.906-917, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01700290
A Class of Group-Structured LDPC Codes, Proc. 5th Int. Symp, 2001. ,
Noise-aided Gradient Descent Bit-Flipping decoders Approaching Maximum Likelihood Decoding, 2016 9th International Symposium on Turbo Codes and Iterative Information Processing (ISTC), pp.300-304, 2016. ,
DOI : 10.1109/istc.2016.7593125
URL : https://hal.archives-ouvertes.fr/hal-01390467
Fast and Efficient Circuit Topologies for Finding the Maximum of n k-bit Numbers, IEEE Transactions on Computers, vol.63, issue.8, pp.1868-1881, 2014. ,
Efficient Realization of Probabilistic Gradient Descent Bit Flipping Decoders, 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1494-1497, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01700300
Noisy Gradient Descent Bit Flip Decoding of Low Density Parity Check Codes: Algorithm and Implementation" Doctoral dissertation, 2016. ,
Low Power Decoding of LDPC Codes, ISRN Sensor Networks, vol.2013, issue.650740, 2013. ,
Flexible, Cost-Efficient, High-Throughput Architecture for Layered LDPC Decoders with Fully-Parallel Processing Units, pp.230-237, 2016. ,
URL : https://hal.archives-ouvertes.fr/cea-01566283
Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.26, issue.3, pp.508-521, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01700293
An Imprecise Stopping Criterion Based on In-Between Layers Partial Syndromes, IEEE Communications Letters, vol.22, issue.1, pp.13-16, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01742724
Approaching Maximum Likelihood Performance of LDPC Codes by Stochastic Resonance Noisy Iterative Decoders, 2016 Information Theory and Applications Workshop (ITA), pp.1-9, 2016. ,
Modeling and Energy Optimization of LDPC Decoder Circuits with Timing Violations, IEEE Transactions on Communications, vol.63, issue.3, pp.932-946, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01779767
Variable-Node-Shift Based Architecture for Probabilistic Gradient Descent Bit Flipping on QC-LDPC Codes, IEEE Transactions on Circuits and Systems I: Regular Papers, issue.99, pp.1-13, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01695616
Noisy Gradient Descent Bit-Flip Decoding for LDPC Codes, IEEE Transactions on Communications, vol.62, issue.10, pp.3385-3400, 2014. ,
DOI : 10.1109/tcomm.2014.2356458
URL : https://hal.archives-ouvertes.fr/hal-01080871
VLSI Implementation of a HighThroughput Soft-Bit-Flipping Decoder for Geometric LDPC Codes, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.57, issue.5, pp.1083-1094, 2010. ,