A Probabilistic Parallel Bit-Flipping Decoder for Low-Density Parity-Check Codes

Khoa Le 1 Fakhreddine Ghaffari 2 Lounis Kessal 1 David Declercq 1 Emmanuel Boutillon 3 Chris Winstead 4 Bane Vasic 5
2 ASTRE [Cergy-Pontoise]
ETIS - Equipes Traitement de l'Information et Systèmes
3 Lab-STICC_UBS_CACS_IAS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : This paper presents a new Bit Flipping (BF) decoder, called the Probabilistic Parallel Bit Flipping (PPBF) for Low-Density Parity-Check (LDPC) codes on the Binary Symmetric Channel. In the PPBF, the flipping operation is performed in a probabilistic manner which is shown to improve significantly the error correction performance. The advantage of the PPBF also comes from the fact that no global computation is required during the decoding process and that all the computations can be executed in the local computing units and in-parallel. The PPBF provides a considerable improvement of the operating frequency and complexity, compared to other known BF decoders, while obtaining a significant gain in error correction. An improved version of the PPBF, called non-syndrome PPBF (NS-PPBF) is also introduced, in which the global syndrome check is moved out of the critical path and a new terminating mechanism is proposed. In order to show the superiority of the new decoders in terms of hardware efficiency and decoding throughput, the corresponding hardware architectures are presented in the second part of the paper. The ASIC synthesis results confirm that the operating frequency of the proposed decoders is significantly improved, compared to that of the BF decoders in the literature while requiring lower complexity to be efficiently implemented.
Type de document :
Article dans une revue
IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, pp.1 - 14. 〈10.1109/TCSI.2018.2849679〉
Liste complète des métadonnées

Littérature citée [5 références]  Voir  Masquer  Télécharger

https://hal.archives-ouvertes.fr/hal-01700298
Contributeur : Khoa Le <>
Soumis le : mardi 25 septembre 2018 - 15:41:36
Dernière modification le : jeudi 4 octobre 2018 - 01:03:34

Fichier

FinalSubmission.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Citation

Khoa Le, Fakhreddine Ghaffari, Lounis Kessal, David Declercq, Emmanuel Boutillon, et al.. A Probabilistic Parallel Bit-Flipping Decoder for Low-Density Parity-Check Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, pp.1 - 14. 〈10.1109/TCSI.2018.2849679〉. 〈hal-01700298v2〉

Partager

Métriques

Consultations de la notice

69

Téléchargements de fichiers

24