Accelerating CNN inference on FPGAs: A Survey

Abstract : Convolutional Neural Networks (CNNs) are currently adopted to solve an ever greater number of problems, ranging from speech recognition to image classification and segmentation. The large amount of processing required by CNNs calls for dedicated and tailored hardware support methods. Moreover, CNN workloads have a streaming nature, well suited to reconfigurable hardware architectures such as FPGAs. The amount and diversity of research on the subject of CNN FPGA acceleration within the last 3 years demonstrates the tremendous industrial and academic interest. This paper presents a state-of-the-art of CNN inference accelerators over FPGAs. The computational workloads, their parallelism and the involved memory accesses are analyzed. At the level of neurons, optimizations of the convolutional and fully connected layers are explained and the performances of the different methods compared. At the network level, approximate computing and datapath optimization methods are covered and state-of-the-art approaches compared. The methods and tools investigated in this survey represent the recent trends in FPGA CNN inference accelerators and will fuel the future advances on effcient hardware deep learning.
Liste complète des métadonnées

Cited literature [103 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-01695375
Contributor : Kamel Abdelouahab <>
Submitted on : Tuesday, March 13, 2018 - 7:36:45 PM
Last modification on : Tuesday, February 5, 2019 - 3:58:15 PM
Document(s) archivé(s) le : Thursday, June 14, 2018 - 5:17:38 PM

File

hal-accelerating-cnn.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01695375, version 2

Citation

Kamel Abdelouahab, Maxime Pelcat, François Berry, Jocelyn Sérot. Accelerating CNN inference on FPGAs: A Survey. 2018. ⟨hal-01695375v2⟩

Share

Metrics

Record views

1110

Files downloads

11488