Ternary Neural Networks for ResourceEfficient AI Applications, 30th International Joint Conference on Neural Networks. 2547-2554. Training code available at, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01570788
YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017. ,
The architecture of tomorrow's massively parallel computer, 1987. ,
Binaryconnect: Training deep neural networks with binary weights during propagations, Advances in Neural Information Processing Systems, pp.3123-3131, 2015. ,
Harvinder Singh, and Nalin Aggarwal. 2017. 14.1 A 2.9 TOPS/W deep convolutional neural network SoC in FD-SOI 28nm for intelligent embedded systems, IEEE International Solid-State Circuits Conference, pp.238-239 ,
Scaling Binarized Neural Networks on Reconfigurable Logic, Proceedings of the 8th Workshop and 6th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms, pp.25-30, 2017. ,
EIE: efficient inference engine on compressed deep neural network, Proceedings of the 43rd International Symposium on Computer Architecture, pp.243-254, 2016. ,
Loss-aware Binarization of Deep Networks, 5th International Conference on Learning Representations. C18, 2017. ,
, Quantized neural networks: Training neural networks with low precision weights and activations, 2016.
Fixed-point feedforward deep neural network design using weights-1, 0, and +1, IEEE Workshop on Signal Processing Systems (SiPS, pp.1-6, 2014. ,
RIFFA 2.1: A reusable integration framework for FPGA accelerators, ACM Transactions on Reconfigurable Technology and Systems, vol.8, issue.4, p.23, 2015. ,
A novel zero weight/activation-aware hardware architecture of convolutional neural network, Design, Automation & Test in Europe Conference & Exhibition. IEEE, pp.1462-1467, 2017. ,
, The Art of Computer Programming, vol.2, 1997.
Learning Multiple Layers of Features from Tiny Images, 2009. ,
Pipelined compressor tree optimization using integer linear programming, 24th International Conference on Field Programmable Logic and Applications, pp.1-8, 2014. ,
Gradient-based learning applied to document recognition, Proc. IEEE, vol.86, pp.2278-2324, 1998. ,
, Ternary weight networks, 2016.
A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks, Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp.290-291, 2017. ,
URL : https://hal.archives-ouvertes.fr/pasteur-00823211
Throughput-Optimized FPGA Accelerator for Deep Convolutional Neural Networks, ACM Transactions on Reconfigurable Technology and Systems, vol.10, issue.3, p.23, 2017. ,
High performance binary neural networks on the Xeon+FPGA platform, 27th International Conference on Field Programmable Logic and Applications, pp.1-4, 2017. ,
A fully connected layer elimination for a binarized convolutional neural network on an FPGA, 2017 27th International Conference on Field Programmable Logic and Applications, pp.1-4, 2017. ,
Reading Digits in Natural Images with Unsupervised Feature Learning, NIPS Workshop on Deep Learning and Unsupervised Feature Learning, 2011. ,
Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks, Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '17), pp.5-14, 2017. ,
FPGA based implementation of deep neural networks using on-chip memory only, IEEE International Conference on Acoustics, Speech and Signal Processing, pp.1011-1015, 2016. ,
Dark memory and accelerator-rich system optimization in the dark silicon era, IEEE Design & Test, vol.34, pp.39-50, 2017. ,
Scalable High-Performance Architecture for Convolutional Ternary Neural Networks on FPGA, 27th International Conference on Field Programmable Logic and Applications, pp.1-7, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01563763
Xnor-net: Imagenet classification using binary convolutional neural networks, European Conference on Computer Vision, pp.525-542, 2016. ,
, Very deep convolutional networks for large-scale image recognition, 2014.
Implementation framework for Artificial Neural Networks on FPGA, 2011 Proceedings of the 34th International Convention MIPRO, pp.274-278, 2011. ,
Man vs. computer: Benchmarking machine learning algorithms for traffic sign recognition, International Joint Conference on Neural Networks, 2011. ,
Inception-v4, Inception-ResNet and the Impact of Residual Connections on Learning, 2016. ,
, The rebirth of neural networks. Keynote speach at the International Symposium on Computer Architecture, 2010.
URL : https://hal.archives-ouvertes.fr/inria-00535554
Finn: A framework for fast, scalable binarized neural network inference, Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp.65-74, 2017. ,
FINN: A Framework for Fast, Scalable Binarized Neural Network Inference, 2016. ,
A Framework for Reduced Precision Neural Networks on FPGA, 17th International Forum on MPSoC. slides available at, 2017. ,
A high-throughput reconfigurable processing array for neural networks, 27th International Conference on Field Programmable Logic and Applications, pp.1-4, 2017. ,
Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs, Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp.15-24, 2017. ,
Trained ternary quantization, 2017. ,