C. Ballabriga, H. Cassé, C. Rochange, and P. Sainrat, OTAWA: An Open Toolbox for Adaptive WCET Analysis, 8th IFIP WG 10.2 International Workshop on Software Technologies for Embedded and Ubiquitous Systems, pp.978-981, 2010.
DOI : 10.1007/978-3-642-16256-5_6
URL : https://hal.archives-ouvertes.fr/hal-01055378

A. Bonenfant, H. Cassé, M. D. Michiel, J. Knoop, L. Kovács et al., FFX, Proceedings of the 20th International Conference on Real-Time and Network Systems, RTNS '12, 2012.
DOI : 10.1145/2392987.2392999

J. Engblom and A. Ermedahl, Modeling complex flows for worst-case execution time analysis, Proceedings 21st IEEE Real-Time Systems Symposium, 2000.
DOI : 10.1109/REAL.2000.896006
URL : http://www.docs.uu.se/~ebbe/publications/complex_flows.ps.gz

J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, The mälardalen WCET benchmarks: Past, present and future, 10th International Workshop on Worst-Case Execution Time Analysis, 2010.

J. Gustafsson, A. Ermedahl, C. Sandberg, and B. Lisper, Automatic Derivation of Loop Bounds and Infeasible Paths for WCET Analysis Using Abstract Execution, 2006 27th IEEE International Real-Time Systems Symposium (RTSS'06), 2006.
DOI : 10.1109/RTSS.2006.12

R. Kirner, J. Knoop, A. Prantl, M. Schordan, and A. Kadlec, Beyond loop bounds: comparing annotation languages for worst-case execution time analysis, Software and System Modeling, 2011.
DOI : 10.1145/322261.322273
URL : https://link.springer.com/content/pdf/10.1007%2Fs10270-010-0161-0.pdf

J. Knoop, L. Kovács, and J. Zwirchmayr, WCET squeezing, Proceedings of the 21st International conference on Real-Time Networks and Systems, RTNS '13, 2013.
DOI : 10.1145/2516821.2516847

V. Mussot and P. Sotin, Improving WCET Analysis Precision through Automata Product, 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications, 2015.
DOI : 10.1109/RTCSA.2015.11

P. Raymond, A general approach for expressing infeasibility in implicit path enumeration technique, Proceedings of the 14th International Conference on Embedded Software, EMSOFT '14, 2014.
DOI : 10.1145/2656045.2656046

J. Ruiz and H. Cassé, Using SMT solving for the lookup of infeasible paths in binary programs, 15th International Workshop on Worst-Case Execution Time Analysis, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01371783

V. Suhendra, T. Mitra, A. Roychoudhury, and T. Chen, Efficient detection and exploitation of infeasible paths for software timing analysis, Proceedings of the 43rd annual conference on Design automation , DAC '06, 2006.
DOI : 10.1145/1146909.1147002