L. Mönch, J. Fowler, and S. Mason, Production planning and control for semiconductor wafer fabrication facilities, 2013.
DOI : 10.1007/978-1-4614-4472-5

R. Uzsoy, C. Lee, L. Martin, and . Vega, A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART I: SYSTEM CHARACTERISTICS, PERFORMANCE EVALUATION AND PRODUCTION PLANNING, IIE Transactions, vol.62, issue.4, pp.47-60, 1992.
DOI : 10.1109/66.136277

M. Rowshannahad and S. Dauzère-pérès, Qualification management with batch size constraint, 2013 Winter Simulations Conference (WSC), pp.3707-3718, 2013.
DOI : 10.1109/WSC.2013.6721731
URL : http://informs-sim.org/wsc13papers/includes/files/327.pdf

R. Uzsoy, C. Lee, L. Martin, and . Vega, A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART II: SHOP-FLOOR CONTROL, IIE Transactions, vol.1, issue.5, pp.44-55, 1994.
DOI : 10.1287/mnsc.38.7.1018

J. N. Gupta, R. Ruiz, J. W. Fowler, and S. J. Mason, Operational planning and control of semiconductor wafer production, Production Planning & Control, vol.1, issue.2, pp.639-647, 2006.
DOI : 10.1080/07408179408966627

J. Orlicky, Material requirements planning, 1975.

P. J. Rondeau and L. A. , Evolution of manufacturing planning and control systems: from reorder point to enterprise resource planning, Production and Inventory Management Journal, p.17, 2001.

D. Y. Golhar and C. L. Stamm, The just-in-time philosophy: A literature review, International Journal of Production Research, vol.29, issue.4, pp.657-676, 1991.
DOI : 10.1080/00207549108930094

E. M. Goldratt, Theory of constraints: What is this thing called Theory of Constraints and how should it be implemented, 1990.

T. Rossi and M. Pero, A simulation-based finite capacity MRP procedure not depending on lead time estimation, International Journal of Operational Research, vol.11, issue.3, pp.237-261, 2011.
DOI : 10.1504/IJOR.2011.041343

H. Jodlbauer and S. Reitner, Material and capacity requirements planning with dynamic lead times, International Journal of Production Research, vol.24, issue.3, pp.4477-4492, 2012.
DOI : 10.1080/09537280701702061
URL : https://hal.archives-ouvertes.fr/hal-00724885

L. Sun, S. S. Heragu, L. Chen, and M. L. Spearman, Comparing dynamic risk-based scheduling methods with MRP via simulation, International Journal of Production Research, vol.26, issue.3, pp.921-937, 2012.
DOI : 10.1080/002075498193750

T. Aouam and R. Uzsoy, Zero-order production planning models with stochastic demand and workload-dependent lead times, International Journal of Production Research, vol.2, issue.1, pp.1661-1679, 2015.
DOI : 10.1007/978-3-540-24764-7

M. E. Levitt and J. A. Abraham, Just-in-time methods for semiconductor manufacturing, IEEE/SEMI Conference on Advanced Semiconductor Manufacturing Workshop, pp.3-9, 1990.
DOI : 10.1109/ASMC.1990.111212

J. G. Carlson and A. C. Yao, Mixed model assembly simulation, International Journal of Production Economics, vol.26, issue.1-3, pp.161-167, 1992.
DOI : 10.1016/0925-5273(92)90058-F

C. Rippenhagen and S. Krishnaswamy, Implementing the theory of constraints philosophy in highly reentrant systems, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274), pp.993-996, 1998.
DOI : 10.1109/WSC.1998.745804

M. Resende, A program for simulation of semiconductor wafer fabrication, tech. rep, 1985.

B. Tullis, V. Mehrotra, and D. Zuanich, Successful modeling of a semiconductor R&D facility, IEEE/SEMI International Symposium on Semiconductor Manufacturing Science, pp.26-32, 1990.
DOI : 10.1109/ISMSS.1990.66131

M. Thompson, Using simulation-based finite capacity planning and scheduling software to improve cycle time in front end operations, Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop, pp.131-135, 1995.
DOI : 10.1109/ASMC.1995.484354

J. Fowler, H. Brown, S. Gold, and A. Schoemig, Measurable improvements in cycle-time-constrained capacity, 1997 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat. No.97CH36023), pp.21-24, 1997.
DOI : 10.1109/ISSM.1997.664485

A. J. Weintraub, A. Zozom-jr, T. J. Hodgson, and D. Cormier, A simulation-based finite capacity scheduling system, Proceedings of the 29th conference on Winter simulation , WSC '97, pp.838-844, 1997.
DOI : 10.1145/268437.268663
URL : http://www.informs-cs.org/wsc97papers/0838.PDF

N. Grewal, A. Bruska, T. Wulf, and J. Robinson, Integrating targeted cycle-time reduction into the capital planning process, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274), pp.1005-1010, 1998.
DOI : 10.1109/WSC.1998.745831

K. Potti and S. J. Mason, Using simulation to improve semiconductor manufacturing, Semiconductor International, vol.20, issue.8, pp.289-292, 1997.

A. A. Pritsker and K. Snyder, Production scheduling using FAC- TOR, The Planning and Scheduling of Production Systems, pp.337-358, 1997.

J. P. Ignizio and H. Garrido, Fab simulation and variability, Future Fab International, vol.41, pp.41-45, 2012.

J. G. Shanthikumar, S. Ding, and M. T. Zhang, Queueing Theory for Semiconductor Manufacturing Systems: A Survey and Open Problems, IEEE Transactions on Automation Science and Engineering, vol.4, issue.4, pp.513-522, 2007.
DOI : 10.1109/TASE.2007.906348

S. Bermon and S. Hood, Capacity Optimization Planning System (CAPS), Interfaces, vol.29, issue.5, pp.31-50, 1999.
DOI : 10.1287/inte.29.5.31

J. Swaminathan, Tool capacity planning for semiconductor fabrication facilities under demand uncertainty, European Journal of Operational Research, vol.120, issue.3, pp.545-558, 2000.
DOI : 10.1016/S0377-2217(98)00389-0

F. Barahona, S. Bermon, O. Günlük, and S. Hood, Robust capacity planning in semiconductor manufacturing, Naval Research Logistics, vol.34, issue.5, pp.459-468, 2005.
DOI : 10.1002/nav.20086
URL : http://www.ieor.columbia.edu/~oktay/scaps.ps

B. Erengüç and A. Vakharia, Tool capacity planning in semiconductor manufacturing, Computers & Operations Research, vol.30, issue.9, pp.1349-1366, 2003.

N. Geng and Z. Jiang, A review on strategic capacity planning for the semiconductor manufacturing industry, International Journal of Production Research, vol.109, issue.13, pp.3639-3655, 2009.
DOI : 10.1007/s00170-003-2030-2

Y. Hung and R. C. Leachman, A production planning methodology for semiconductor manufacturing based on iterative simulation and linear programming calculations, IEEE Transactions on Semiconductor Manufacturing, vol.9, issue.2, pp.257-269, 1996.
DOI : 10.1109/66.492820

R. C. Leachman, Modeling techniques for automated production planning in the semiconductor industry, Optimisation in Industry: Mathematical Programming, pp.1-30, 1993.

C. Habla, L. Mönch, and R. Drissel, A Finite Capacity Production Planning Approach for Semiconductor Manufacturing, 2007 IEEE International Conference on Automation Science and Engineering, pp.82-87, 2007.
DOI : 10.1109/COASE.2007.4341734

S. Bermon, G. Feigin, and S. Hood, Capacity analysis of complex manufacturing facilities, Proceedings of 1995 34th IEEE Conference on Decision and Control, pp.1935-1940, 1995.
DOI : 10.1109/CDC.1995.480629

Y. Hsiung, M. Wu, and H. Hsu, TOOL PLANNING IN MULTIPLE PRODUCT-MIX UNDER CYCLE TIME CONSTRAINTS FOR WAFER FOUNDRIES USING GENETIC ALGORITHM, Journal of the Chinese Institute of Industrial Engineers, vol.34, issue.2, pp.174-183, 2006.
DOI : 10.1016/S0377-2217(98)00389-0

J. Bard, Y. Deng, R. Chacon, and J. Stuber, Midterm Planning to Minimize Deviations From Daily Target Outputs in Semiconductor Manufacturing, IEEE Transactions on Semiconductor Manufacturing, vol.23, issue.3, pp.456-467, 2010.
DOI : 10.1109/TSM.2010.2051733

J. C. Chen, C. W. Chen, C. J. Lin, and H. Rau, Capacity planning with capability for multiple semiconductor manufacturing fabs, Computers & Industrial Engineering, vol.48, issue.4, pp.709-732, 2005.
DOI : 10.1016/j.cie.2004.12.003

J. C. Chen, Y. Fan, and C. Chen, Capacity requirements planning for twin Fabs of wafer fabrication, International Journal of Production Research, vol.47, issue.16, pp.4473-4496, 2009.
DOI : 10.1080/00207540210162992

J. C. Chen, L. Su, C. Sun, and M. Hsu, Infinite capacity planning for IC packaging plants, International Journal of Production Research, vol.12, issue.19, pp.5729-5748, 2010.
DOI : 10.1016/j.eswa.2006.05.009

H. E. Fargher, M. A. Kilgore, P. J. Kline, and R. A. Smith, A planner and scheduler for semiconductor manufacturing, IEEE Transactions on Semiconductor Manufacturing, vol.7, issue.2, pp.117-126, 1994.
DOI : 10.1109/66.286848

K. Horiguchi, N. Raghavan, R. Uzsoy, and S. Venkateswaran, Finite-capacity production planning algorithms for a semiconductor wafer fabrication facility, International Journal of Production Research, vol.39, issue.5, pp.825-842, 2001.
DOI : 10.1080/00207540010010253

K. Habenicht and L. Mönch, A finite-capacity beam-search-algorithm for production scheduling in semiconductor manufacturing, Proceedings of the Winter Simulation Conference, pp.1406-1413, 2002.
DOI : 10.1109/WSC.2002.1166411

T. J. Chua, M. W. Liu, F. Y. Wang, W. J. Yan, and T. X. Cai, An intelligent multi-constraint finite capacity-based lot release system for semiconductor backend assembly environment, Robotics and Computer-Integrated Manufacturing, vol.23, issue.3, pp.326-338, 2007.
DOI : 10.1016/j.rcim.2006.02.004

J. S. Kim and R. C. Leachman, Decomposition method application to a large scale linear programming WIP projection model, European Journal of Operational Research, vol.74, issue.1, pp.152-160, 1994.
DOI : 10.1016/0377-2217(94)90213-5

Y. Lee, S. Kim, S. Yea, and B. Kim, Production planning in semiconductor wafer fab considering variable cycle times, Computers & Industrial Engineering, vol.33, issue.3-4, pp.3-4, 1997.
DOI : 10.1016/S0360-8352(97)00229-5

N. Govind, D. Fronckowiak, M. Garey, and D. Johnson, Setting performance targets in a 300mm wafer fabrication facility Computers and Intractability: A Guide to the Theory of NPCompleteness, Proceedings of Advanced Semiconductor Manufacturing Conference and Workshop, pp.75-79, 1979.

T. Winkler, P. Barthel, and R. Sprenger, Modeling of complex decision making using forward simulation, 2016 Winter Simulation Conference (WSC), pp.2982-2991, 2016.
DOI : 10.1109/WSC.2016.7822332

D. Martin, Key factors in designing a manufacturing line to maximize tool utilization and minimize turnaround time, [1993 Proceedings] IEEE/SEMI International Semiconductor Manufacturing Science Symposium, pp.48-53, 1993.
DOI : 10.1109/ISMSS.1993.263701

J. Montoya-torres, Manufacturing performance evaluation in wafer semiconductor factories, International Journal of Productivity and Performance Management, vol.55, issue.3/4, pp.300-310, 2006.
DOI : 10.1109/66.136277
URL : https://hal.archives-ouvertes.fr/hal-00387635