Heuristic based Routing Algorithm for Network on Chip

Asma Benmessaoud Gabis 1 Marc Sevaux 2 Pierre Bomel 3 Mouloud Koudil 1 Karima Benatchba 1
2 Lab-STICC_UBS_CID_DECIDE
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
3 Lab-STICC_UBS_CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : Deadlocks, livelock, congestion and faults are the four most important factors that reduce the NoC routing efficiency {[}1]. This paper proposes a new fully adaptive routing protocol for 2D-mesh NoC. It is inspired from the A-star search algorithm and called HRA (Heuristic based Routing Algorithm). The latter is distributed, congestion-aware and fault-tolerant by using only the local information of each router neighbors. HRA does not use VCs (Virtual Channels) but tries to reduce the risk of deadlock by avoiding the 2-nodes and the 4-nodes loops. Results show that HRA ensures a good reliability rate despite of the presence of many faulty links. In addition, it has interesting latencies values in different NoC sizes.
Type de document :
Communication dans un congrès
IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC), Sep 2016, Lyon, France. IEEE, pp.39-45, Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC). 〈10.1109/MCSoC.2016.43〉
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01665376
Contributeur : Marc Sevaux <>
Soumis le : vendredi 15 décembre 2017 - 17:53:07
Dernière modification le : vendredi 11 mai 2018 - 15:04:02

Identifiants

Citation

Asma Benmessaoud Gabis, Marc Sevaux, Pierre Bomel, Mouloud Koudil, Karima Benatchba. Heuristic based Routing Algorithm for Network on Chip. IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC), Sep 2016, Lyon, France. IEEE, pp.39-45, Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC). 〈10.1109/MCSoC.2016.43〉. 〈hal-01665376〉

Partager

Métriques

Consultations de la notice

145