Eleven Ways to Boost Your Synchronizer. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.23, issue.6, pp.1040-1049, 2015. ,
DOI : 10.1109/tvlsi.2014.2331331
Near-optimal metastability-containing sorting networks, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 2017. ,
DOI : 10.23919/DATE.2017.7926987
A novel 10 ps resolution TDC architecture implemented in a 130nm process FPGA, Proceedings of the 8th IEEE International NEWCAS Conference 2010, pp.281-284, 2010. ,
DOI : 10.1109/NEWCAS.2010.5603945
A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line. Solid-State Circuits, IEEE Journal, vol.35, issue.2, pp.240-247, 2000. ,
DOI : 10.1109/4.823449
Time-to-Digital Converters, 2010. ,
DOI : 10.1007/978-90-481-8628-0
Review of methods for time interval measurements with picosecond resolution, Metrologia, vol.41, issue.1, p.17, 2004. ,
DOI : 10.1088/0026-1394/41/1/004
Synchronization and Arbitration in Digital Systems, 2008. ,
DOI : 10.1002/9780470517147
Efficient Metastability-Containing Gray Code 2-Sort, 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), 2016. ,
DOI : 10.1109/ASYNC.2016.18
General theory of metastable operation, IEEE Transactions on Computers, vol.30, issue.2, pp.30107-115, 1981. ,
DOI : 10.1109/TC.1981.6312173
A flexible multi-channel high-resolution time-to-digital converter ASIC, 2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149), pp.9-155, 2000. ,
DOI : 10.1109/NSSMIC.2000.949889
Digital Time Intervalometer Review of scientific instruments, pp.1342-1345, 1968. ,
A Flexible 5 ps Bin-Width Timing Core for Next Generation High-Energy-Physics Time-to-Digital Converter Applications, PRIME'12, pp.1-4, 2012. ,
A fine time-resolution (<3 ps-rms) timeto-digital converter for highly integrated designs, IEEE International Instrumentation and Measurement Technology Conference (I2MTC), pp.1092-1097, 2013. ,
DOI : 10.1109/i2mtc.2013.6555583
Power-efficient metastability error reduction in cmos flash a/d converters, IEEE Journal of Solid-State Circuits, issue.8, pp.311132-1140, 1996. ,
The use of stabilized CMOS delay lines in the digitization of short time intervals, ISCAS'91, pp.2252-2255, 1991. ,
1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS. Circuits and Systems II: Express Briefs, IEEE Transactions on, vol.53, issue.3, pp.220-224, 2006. ,
URL : https://hal.archives-ouvertes.fr/inserm-00368642
The Behaviour of Flip-Flops Used as Synchronizers and Prediction of their Failure Rate. Solid-State Circuits, IEEE Journal, vol.15, issue.2, pp.169-176, 1980. ,