T. J. Gabara, G. J. Cyr, and C. E. Stroud, Metastability of CMOS master/slave flip-flops, Transactions on Circuits and Systems II: Analog and Digital Signal Processing, pp.734-740, 1992.
DOI : 10.1109/82.199899

R. Ginosar, Metastability and Synchronizers: A Tutorial, IEEE Design & Test of Computers, vol.28, issue.5, pp.23-35, 2011.
DOI : 10.1109/MDT.2011.113
URL : http://webee.technion.ac.il/~ran/papers/Metastability-and-Synchronizers.IEEEDToct2011.pdf

S. Beer, M. Cannizzaro, J. Cortadella, R. Ginosar, and L. Lavagno, Metastability in Better-Than-Worst-Case Designs, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems, pp.101-102, 2014.
DOI : 10.1109/ASYNC.2014.21

I. W. Jones, S. Yang, and M. Greenstreet, Synchronizer Behavior and Analysis, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems, pp.117-126, 2009.
DOI : 10.1109/ASYNC.2009.8

S. Friedrichs, M. Függer, and C. Lenzen, Metastability-containing circuits
DOI : 10.1109/isvlsi.2017.65

J. Sparsø and S. Furber, Principles of Asynchronous Circuit Design, 2002.
DOI : 10.1007/978-1-4757-3385-3

G. Tarawneh, A. Yakovlev, and T. Mak, Eliminating Synchronization Latency Using Sequenced Latching, Transactions On Very Large Scale Integration (VlSI) Systems, pp.408-419, 2014.
DOI : 10.1109/TVLSI.2013.2243177

A. Chakraborty and M. R. Greenstreet, Efficient self-timed interfaces for crossing clock domains, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings., pp.78-88, 2003.
DOI : 10.1109/ASYNC.2003.1199168
URL : http://www.cs.ubc.ca/~mrg/mypapers/async03.ps

L. F. Sarmenta, G. A. Pratt, and S. A. Ward, Rational clocking [digital systems design], Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors, pp.271-278, 1995.
DOI : 10.1109/ICCD.1995.528821

W. J. Dally and S. G. , The even/odd synchronizer: A fast, alldigital , periodic synchronizer, 16th Symposium on Asynchronous Circuits and Systems (ASYNC), pp.75-84, 2010.
DOI : 10.1109/async.2010.20

J. Kessels, A. Peeters, P. Wielage, and S. Kim, Clock synchronization through handshake signalling, Microprocessors and Microsystems, vol.27, issue.9, pp.447-460, 2003.
DOI : 10.1016/S0141-9331(03)00094-2

K. Y. Yun and A. E. Dooply, Pausible clocking-based heterogeneous systems, Transactions on Very Large Scale Integration (VLSI) Systems, pp.482-488, 1999.
DOI : 10.1109/92.805755

R. Dobkin, R. Ginosar, and C. P. Sotiriou, High Rate Data Synchronization in GALS SoCs, Transactions on Very Large Scale Integration (VLSI) Systems, pp.1063-1074, 2006.
DOI : 10.1109/TVLSI.2006.884148
URL : http://www.ee.technion.ac.il/%7Eran/papers/Dobkin%20Sotiriou%20TVLSI_GALS_Sync%202006.pdf

D. J. Kinniment and A. Yakovlev, Low latency synchronization through speculation, " in International Workshop on Power and Timing Modeling, Optimization and Simulation, pp.278-288, 2004.
DOI : 10.1007/978-3-540-30205-6_30

G. Tarawneh and A. Yakovlev, An RTL method for hiding clock domain crossing latency, 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012), pp.540-543, 2012.
DOI : 10.1109/ICECS.2012.6463557

C. Lenzen and M. Medina, Efficient Metastability-Containing Gray Code 2-Sort, 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), 2016.
DOI : 10.1109/ASYNC.2016.18

J. Bund, C. Lenzen, and M. Medina, Near-optimal metastability-containing sorting networks, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 2017.
DOI : 10.23919/DATE.2017.7926987

G. Tarawneh, A. Mokhov, and A. Yakovlev, Formal Verification of Clock Domain Crossing using Gate-level Models of Metastable Flip-Flops, Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.2016-1060
DOI : 10.3850/9783981537079_0405

A. Thomas and K. Pattabiraman, Error detector placement for soft computation, 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), pp.1-12, 2013.
DOI : 10.1109/DSN.2013.6575353

X. Lagorce, E. Stromatias, F. Galluppi, L. A. Plana, S. Liu et al., Breaking the millisecond barrier on SpiNNaker: implementing asynchronous event-based plastic models with microsecond resolution, Frontiers in Neuroscience, vol.53, issue.17, 2015.
DOI : 10.1093/comjnl/bxp024
URL : https://hal.archives-ouvertes.fr/hal-01266123

M. De-kruijf, S. Nomura, and K. Sankaralingam, Relax, ACM SIGARCH Computer Architecture News, vol.38, issue.3, pp.497-508, 2010.
DOI : 10.1145/1816038.1816026

Y. H. Kang, T. Kwon, and J. Draper, Fault-Tolerant Flow Control in On-chip Networks, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, pp.79-86, 2010.
DOI : 10.1109/NOCS.2010.18

D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R. Das, Exploring fault-tolerant network-on-chip architectures, Conference on Dependable Systems and Networks (DSN), pp.93-104, 2006.

H. Cho, L. Leem, and S. Mitra, ERSA: Error Resilient System Architecture for Probabilistic Applications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.31, issue.4, pp.546-558, 2012.
DOI : 10.1109/TCAD.2011.2179038