Accurate static timing analysis for deep submicronic CMOS circuits

Karim Dioury 1 Alain Greiner 1 Marie-Minerve Rosset-Louërat 1
1 ASIM - Architecture des Systèmes intégrés et Micro électronique
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : This paper presents the performance of the static timing analyzer TAS for deep sub-micronic CMOS technologies. The methodology used by TAS is given with special emphasis on its Short Channel MOS model. Results are given to show the accuracy of the static timing analyzer TAS for various CMOS circuits (including pass transistor and precharge logic) as well as for various CMOS processes ranging from 1.2μ to 0.35μ. The Short Channel MOS model of TAS appears to be relevant to the analysis of deep submicronic processes.
Document type :
Conference papers
Complete list of metadatas
https://hal.archives-ouvertes.fr/hal-01627845
Contributor : Lip6 Publications <>
Submitted on : Thursday, November 2, 2017 - 2:39:46 PM
Last modification on : Thursday, March 21, 2019 - 1:09:56 PM

Identifiers

Collections

CNRS | LIP6 | UPMC | SORBONNE-UNIVERSITE | SU-SCIENCES

Citation

Karim Dioury, Alain Greiner, Marie-Minerve Rosset-Louërat. Accurate static timing analysis for deep submicronic CMOS circuits. International Conference on Very Large Scale Integration (VLSI'97), Aug 1997, Gramado, Brazil. pp.439-450, ⟨10.1007/978-0-387-35311-1_36⟩. ⟨hal-01627845⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

160

Contact

Informations

CCSD