Skip to Main content Skip to Navigation
Journal articles

P-Type Doping of 4H-SiC for Integrated Bipolar and Unipolar Devices

Abstract : P-type 4H-SiC layers formed by ion implantation need high temperature processes, which generate surface roughness, losing and incomplete activation of dopants. Due to dopant redistribution and channeling effect, it is difficult to predict the depth of the formed junctions. Vapor-Liquid-Solid (VLS) selective epitaxy is an alternative method to obtain locally highly doped p-type layers in the 1020 cm-3 range or more. The depth of this p-type layers or regions is accurately controlled by the initial Reactive-Ion-Etching (RIE) of the SiC. Lateral Junction Field Effect Transistor (JFET) devices are fabricated by integrating p-type layers created by Al ion implantation or VLS growth. The p-type VLS layers improve the access resistances on the electrodes of the fabricated devices.
Complete list of metadata

Cited literature [19 references]  Display  Hide  Download
Contributor : Hervé Morel <>
Submitted on : Thursday, May 9, 2019 - 12:19:48 PM
Last modification on : Monday, September 13, 2021 - 2:44:04 PM
Long-term archiving on: : Thursday, October 10, 2019 - 11:32:33 AM


Files produced by the author(s)


  • HAL Id : hal-01626119, version 1


Mihai Lazar, Selsabil Sejil, L. Lalouat, Christophe Raynaud, D. Carole, et al.. P-Type Doping of 4H-SiC for Integrated Bipolar and Unipolar Devices. Romanian Journal of Information Science and Technology, Romanian Academy, 2015, 18 (4), pp.329-342. ⟨hal-01626119⟩



Record views


Files downloads