Modular Model Checking of VLSI Designs described in VHDL - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 1998

Modular Model Checking of VLSI Designs described in VHDL

Fichier non déposé

Dates et versions

hal-01621482 , version 1 (23-10-2017)

Identifiants

  • HAL Id : hal-01621482 , version 1

Citer

Fahim Rahim, Emmanuelle Encrenaz, Michel Minoux, Rajesh K. Bawa. Modular Model Checking of VLSI Designs described in VHDL. IEEE International Conference on Computer and their Applications, Mar 1998, Honolulu, Hawai, United States. pp.365-368. ⟨hal-01621482⟩
41 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More