Performance of Taylor-Kuznetsov memories under timing errors - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2017

Performance of Taylor-Kuznetsov memories under timing errors

Résumé

Lowering the power supply of a circuit can induce transient errors in the memory cells and timing errors in the computation units. In this paper, we consider the Taylor-Kuznetsov (TK) memory architecture with transient errors in the memory cells and with timing errors in the correction circuit. We provide a theoretical analysis of the performance of TK memories under transient errors and timing errors. Our study is based on the analysis of the computation trees of the equivalent Gallager B decoders with and without timing errors. As a main result, we show that as the number of iterations goes to infinity, the error probability of the decoder with timing errors converges to the error probability of the decoder without timing errors. Monte Carlo simulations confirm this result even for moderate code lengths.
Fichier non déposé

Dates et versions

hal-01609121 , version 1 (03-10-2017)

Identifiants

Citer

Elsa Dupraz, Bane Vasic, David Declercq. Performance of Taylor-Kuznetsov memories under timing errors. ICC 2017 : IEEE International Conference on Communications, May 2017, Paris, France. ⟨10.1109/ICC.2017.7996548⟩. ⟨hal-01609121⟩
355 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More