Performance of Taylor-Kuznetsov memories under timing errors

Résumé : Lowering the power supply of a circuit can induce transient errors in the memory cells and timing errors in the computation units. In this paper, we consider the Taylor-Kuznetsov (TK) memory architecture with transient errors in the memory cells and with timing errors in the correction circuit. We provide a theoretical analysis of the performance of TK memories under transient errors and timing errors. Our study is based on the analysis of the computation trees of the equivalent Gallager B decoders with and without timing errors. As a main result, we show that as the number of iterations goes to infinity, the error probability of the decoder with timing errors converges to the error probability of the decoder without timing errors. Monte Carlo simulations confirm this result even for moderate code lengths.
Type de document :
Communication dans un congrès
ICC 2017 : IEEE International Conference on Communications, May 2017, Paris, France. Actes ICC 2017 : IEEE International Conference on Communications, 2017, 〈10.1109/ICC.2017.7996548〉
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01609121
Contributeur : Bibliothèque Télécom Bretagne <>
Soumis le : mardi 3 octobre 2017 - 11:04:24
Dernière modification le : jeudi 12 octobre 2017 - 10:54:02

Identifiants

Citation

Elsa Dupraz, Bane Vasic, David Declercq. Performance of Taylor-Kuznetsov memories under timing errors. ICC 2017 : IEEE International Conference on Communications, May 2017, Paris, France. Actes ICC 2017 : IEEE International Conference on Communications, 2017, 〈10.1109/ICC.2017.7996548〉. 〈hal-01609121〉

Partager

Métriques

Consultations de la notice

45