An Efficient Framework for Design and Assessment of Arithmetic Operators with Reduced-Precision Redundancy

Imran Wali 1 Emmanuel Casseau 1 Arnaud Tisserand 2
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA_D3 - ARCHITECTURE
2 Lab-STICC_UBS_CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : For arithmetic circuits, Reduced-Precision Redundancy (RPR) is considered to be a viable alternative to Triple Modular Redundancy (TMR), as it offers significant power reduction. However, efficient implementation and assessment of hardware arithmetic operators with RPR is still a challenge. In this work we propose a lightweight RPR design methodology that exploits the capabilities of modern synthesis and simulation tools to simplify the design and verification of robust arithmetic operators. To demonstrate the effectiveness of the proposed framework we apply it to implement and compare two commonly used RPR schemes. Our experimental results show that the proposed framework simplifies the design and provides robustness indicators with a maximum coefficient of variation of 14.7% with a 3× experimentation speed-up at a cost of 25% computational effort compared to an exhaustive approach.
Document type :
Conference papers
Complete list of metadatas

https://hal.inria.fr/hal-01586983
Contributor : Emmanuel Casseau <>
Submitted on : Wednesday, September 13, 2017 - 2:51:54 PM
Last modification on : Wednesday, December 19, 2018 - 3:26:08 PM

Identifiers

  • HAL Id : hal-01586983, version 1

Citation

Imran Wali, Emmanuel Casseau, Arnaud Tisserand. An Efficient Framework for Design and Assessment of Arithmetic Operators with Reduced-Precision Redundancy. Conference on Design and Architectures for Signal and Image Processing (DASIP), Sep 2017, Dresden, Germany. ⟨hal-01586983⟩

Share

Metrics

Record views

1044